Semiconductor & Computer Engineering
-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
K6-III - AMD
< amd
| AMD K6-III | |
| |
| K6-III marking logo | |
| Developer | AMD |
| Manufacturer | AMD |
| Type | Microprocessors |
| Introduction | October 16, 1998 (announced) February 22, 1999 (launch) |
| Architecture | IA-32 with MMX and 3DNow! |
| ISA | IA-32 |
| µarch | K6-III |
| Word size | 32 32 bit
4 octets 8 nibbles |
| Process | 180 nm 0.18 μm , 250 nm1.8e-4 mm 0.25 μm
2.5e-4 mm |
| Technology | CMOS |
| Clock | 333 MHz-450 MHz |
| Package | CPGA-321 |
| Socket | Socket 7, Super Socket 7 |
| Succession | |
| ← | → |
| K6-2 | K7 |
K6-III was a family of 32-bit x86 microprocessors introduced by AMD in February of 1999 as a successor to the K6-2 family.
Retrieved from "https://en.wikichip.org/w/index.php?title=amd/k6-iii&oldid=23517"
Facts about "K6-III - AMD"
| designer | AMD + |
| first announced | October 16, 1998 + |
| first launched | February 22, 1999 + |
| full page name | amd/k6-iii + |
| instance of | microprocessor family + |
| instruction set architecture | IA-32 + |
| main designer | AMD + |
| manufacturer | AMD + |
| microarchitecture | K6-III + |
| name | AMD K6-III + |
| package | CPGA-321 + |
| process | 180 nm (0.18 μm, 1.8e-4 mm) + and 250 nm (0.25 μm, 2.5e-4 mm) + |
| socket | Socket 7 + and Super Socket 7 + |
| technology | CMOS + |
| word size | 32 bit (4 octets, 8 nibbles) + |