From WikiChip
Difference between revisions of "samsung/exynos/9810"
< samsung‎ | exynos

Line 14: Line 14:
 
|frequency=2,900 MHz
 
|frequency=2,900 MHz
 
|frequency 2=1,900 MHz
 
|frequency 2=1,900 MHz
−
|turbo frequency1=2700 MHz
+
|turbo frequency1=2,700 MHz
−
|turbo frequency2=2300 MHz
+
|turbo frequency2=2,300 MHz
−
|turbo frequency4=1800 MHz
+
|turbo frequency4=1,800 MHz
−
|turbo frequency=2900 MHz
+
|turbo frequency=2,900 MHz
 
|isa=ARMv8.2
 
|isa=ARMv8.2
 
|isa family=ARM
 
|isa family=ARM
Line 28: Line 28:
 
|process=10 nm
 
|process=10 nm
 
|technology=CMOS
 
|technology=CMOS
−
|die area=118.94mm²
+
|die area=118.94 mm²
 
|word size=64 bit
 
|word size=64 bit
 
|core count=8
 
|core count=8

Revision as of 10:32, 15 February 2020

Edit Values
Exynos 9810
exynos 9810.png
General Info
DesignerSamsung,
ARM Holdings
ManufacturerSamsung
Model Number9810
MarketMobile
IntroductionJanuary 3, 2018 (announced)
February 25, 2018 (launched)
General Specs
FamilyExynos
SeriesExynos 9
Frequency2,900 MHz, 1,900 MHz
Turbo Frequency2,900 MHz
Turbo Frequency2,700 MHz (1 core),
2,300 MHz (2 cores),
1,800 MHz (4 cores)
Microarchitecture
ISAARMv8.2 (ARM), ARMv8.0 (ARM)
MicroarchitectureM3, Cortex-A55
Core NameMeerkat, Cortex-A55
Process10 nm
TechnologyCMOS
Die118.94 mm²
Word Size64 bit
Cores8
Threads8
Multiprocessing
Max SMP1-Way (Uniprocessor)
Succession

Exynos 9810 is a 64-bit octa-core ARM performance microprocessor designed by Samsung and introduced in 2018 for their consumer electronics. The processor is fabricated on Samsung's 10 nm process and features 8 cores in a configuration consisting of 4 Mongoose 3 big cores operating at 2.9 GHz and 4 Cortex-A55 little cores operating at 1.9 GHz. This chip supports up to 8 GiB of quad-channel 16-bit LPDDR4X-3600 memory and incorporates a Mali-G72 MP18 GPU operating at 600 MHz. The 9810 incorporates an LTE modem supporting cat 18 download and cat 13 upload.


Cache

Main articles: Mongoose 3 § Cache and Cortex-A55 § Cache

For the Mongoose 3 core cluster:

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$384 KiB
393,216 B
0.375 MiB
L1I$256 KiB
262,144 B
0.25 MiB
4x64 KiB4-way set associative 
L1D$128 KiB
131,072 B
0.125 MiB
4x32 KiB8-way set associative 
L2$2 MiB
2,048 KiB
2,097,152 B
0.00195 GiB
  4x512 KiB16-way set associative 
L3$4 MiB
4,096 KiB
4,194,304 B
0.00391 GiB
  1x4 MiB  

For the Cortex-A55 cluster:

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$256 KiB
262,144 B
0.25 MiB
L1I$128 KiB
131,072 B
0.125 MiB
4x32 KiB2-way set associative 
L1D$128 KiB
131,072 B
0.125 MiB
4x32 KiB4-way set associative 
L2$256 KiB
0.25 MiB
262,144 B
2.441406e-4 GiB
  1x256 KiB16-way set associative 

Memory controller

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeLPDDR4X-3600
Supports ECCNo
Max Mem8 GiB
Frequency1800 MHz
Controllers4
Channels4
Width16 bit
Bandwidth
Single 13.41 GiB/s
Double 26.82 GiB/s

Graphics

[Edit/Modify IGP Info]

screen icon.svg
Integrated Graphics Information
GPUMali-G72
DesignerARM Holdings
Execution Units18Max Displays2
Frequency600 MHz
0.6 GHz
600,000 KHz
OutputDSI
Standards
DirectX12
OpenCL2
OpenGL ES3.2
OpenVG1.1
Vulkan1.0


Codec Encode Decode
HEVC (H.265) ✔ ✔
MPEG-4 AVC (H.264) ✔ ✔
VP9 ✔ ✔

All at 4K UHD 120fps.

Wireless

Antu network-wireless-connected-100.svgWireless Communications
Cellular
4G
LTE Advanced
UE Cat DL18 (1200 Mbps)
UE Cat UL13 (200 Mbps)

ISP

  • 24MP Rear
  • 24MP Front
  • 16MP+16MP Dual

Features

[Edit/Modify Supported Features]

Cog-icon-grey.svg
Supported ARM Extensions & Processor Features
NEONAdvanced SIMD extension
CRC32CRC-32 checksum Extension
CryptoCryptographic Extension
FPFloating-point Extension

Utilizing devices

  • Samsung Galaxy S9
  • Samsung Galaxy S9+
  • Samsung Galaxy Note 9
  • Samsung Galaxy A80
  • Samsung Galaxy Xcover FieldPro
  • Samsung Galaxy Note 10 Lite

Template:expandlist

Retrieved from "https://en.wikichip.org/w/index.php?title=samsung/exynos/9810&oldid=95985"
Facts about "Exynos 9810 - Samsung"
RDF feed
base frequency2,900 MHz (2.9 GHz, 2,900,000 kHz) + and 1,900 MHz (1.9 GHz, 1,900,000 kHz) +
core count8 +
core nameMeerkat + and Cortex-A55 +
designerSamsung + and ARM Holdings +
die area118.94 mm² (0.184 in², 1.189 cm², 118,940,000 µm²) +
familyExynos +
first announcedJanuary 3, 2018 +
first launchedFebruary 25, 2018 +
full page namesamsung/exynos/9810 +
has 4g supporttrue +
has ecc memory supportfalse +
has lte advanced supporttrue +
instance ofmicroprocessor +
integrated gpuMali-G72 +
integrated gpu base frequency600 MHz (0.6 GHz, 600,000 KHz) +
integrated gpu designerARM Holdings +
integrated gpu execution units18 +
isaARMv8.2 + and ARMv8.0 +
isa familyARM +
l1$ size384 KiB (393,216 B, 0.375 MiB) + and 256 KiB (262,144 B, 0.25 MiB) +
l1d$ description8-way set associative + and 4-way set associative +
l1d$ size128 KiB (131,072 B, 0.125 MiB) +
l1i$ description4-way set associative + and 2-way set associative +
l1i$ size256 KiB (262,144 B, 0.25 MiB) + and 128 KiB (131,072 B, 0.125 MiB) +
l2$ description16-way set associative +
l2$ size2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) + and 0.25 MiB (256 KiB, 262,144 B, 2.441406e-4 GiB) +
l3$ size4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) +
ldateFebruary 25, 2018 +
main imageFile:exynos 9810.png +
manufacturerSamsung +
market segmentMobile +
max cpu count1 +
max memory channels4 +
microarchitectureM3 + and Cortex-A55 +
model number9810 +
nameExynos 9810 +
process10 nm (0.01 μm, 1.0e-5 mm) +
seriesExynos 9 +
smp max ways1 +
supported memory typeLPDDR4X-3600 +
technologyCMOS +
thread count8 +
turbo frequency2,900 MHz (2.9 GHz, 2,900,000 kHz) +
turbo frequency (1 core)2,700 MHz (2.7 GHz, 2,700,000 kHz) +
turbo frequency (2 cores)2,300 MHz (2.3 GHz, 2,300,000 kHz) +
turbo frequency (4 cores)1,800 MHz (1.8 GHz, 1,800,000 kHz) +
used bySamsung Galaxy S9 +, Samsung Galaxy S9+ +, Samsung Galaxy Note 9 +, Samsung Galaxy A80 +, Samsung Galaxy Xcover FieldPro + and Samsung Galaxy Note 10 Lite +
user equipment category downlink18 +
user equipment category uplink13 +
word size64 bit (8 octets, 16 nibbles) +