Revision as of 18:31, 9 November 2019

Spring Crest (SCR) is the successor to Lake Crest, a planned neural processor microarchitecture designed by Intel Nervana.

Produces based on Spring Crest are branded as the NNP L-1000 series.

Process Technology

Spring Crest is fabricated on TSMC's 16 nm process.

Architecture

Spring Crest largely builds on the prior generation but introduces more enhancements and compute.

Key changes from Lake Crest

• 16 nm process (from 28 nm)
• 2x computer clusters (24 CCs, up from 12)
  • Support Bfloat16 (from Flexpoint)
• 33% more InterChip Links (16 ICLs, up from 12)

This list is incomplete; you can help by expanding it.

Block Diagram

Chip

TCP

Overview

Spring Crest is the successor to Knights Crest and is first commercial neural processor designed by Intel Nervana that made it to mass production. The chip itself is designed for training at the data center. Spring Crest is a data center training accelerator, optimized for the fastest time-to-train and highest power efficiency.

Tensor Processing Cluster (TPC)

This section is empty; you can help add the missing info by editing this page.

MAC Processing Unit (MPU)

This section is empty; you can help add the missing info by editing this page.

Memory Subsystem

This section is empty; you can help add the missing info by editing this page.

Network-on-Chip (NoC)

This section is empty; you can help add the missing info by editing this page.

Scalability

This section is empty; you can help add the missing info by editing this page.

Package

• 60 mm x 60 mm package
  • 6-2-6 layer stackup (BGA)
  • 3,325 pins
• 1 die, 4 HBM 8 GiB stacks

Die

• 16 nm process
• 680 mm²
• 27,000,000,000 transistors
• 1200 mm² CoWoS