From WikiChip
Difference between revisions of "intel/xeon gold/6226"
Line 191: | Line 191: | ||
|amdpb2=No | |amdpb2=No | ||
|amdpbod=No | |amdpbod=No | ||
+ | }} | ||
+ | |||
+ | == Frequencies == | ||
+ | {{see also|intel/frequency_behavior|l1=Intel's CPU Frequency Behavior}} | ||
+ | {{frequency table | ||
+ | |freq_base=2,700MHz | ||
+ | |freq_1=3,700MHz | ||
+ | |freq_2=3,700MHz | ||
+ | |freq_3=3,500MHz | ||
+ | |freq_4=3,500MHz | ||
+ | |freq_5=3,500MHz | ||
+ | |freq_6=3,500MHz | ||
+ | |freq_7=3,500MHz | ||
+ | |freq_8=3,500MHz | ||
+ | |freq_9=3,500MHz | ||
+ | |freq_10=3,500MHz | ||
+ | |freq_11=3,500MHz | ||
+ | |freq_12=3,500MHz | ||
+ | |freq_avx2_base=2,300MHz | ||
+ | |freq_avx2_1=3,600MHz | ||
+ | |freq_avx2_2=3,600MHz | ||
+ | |freq_avx2_3=3,400MHz | ||
+ | |freq_avx2_4=3,400MHz | ||
+ | |freq_avx2_5=3,300MHz | ||
+ | |freq_avx2_6=3,300MHz | ||
+ | |freq_avx2_7=3,300MHz | ||
+ | |freq_avx2_8=3,300MHz | ||
+ | |freq_avx2_9=3,100MHz | ||
+ | |freq_avx2_10=3,100MHz | ||
+ | |freq_avx2_11=3,100MHz | ||
+ | |freq_avx2_12=3,100MHz | ||
+ | |freq_avx512_base=1,900MHz | ||
+ | |freq_avx512_1=3,500MHz | ||
+ | |freq_avx512_2=3,500MHz | ||
+ | |freq_avx512_3=3,300MHz | ||
+ | |freq_avx512_4=3,300MHz | ||
+ | |freq_avx512_5=3,000MHz | ||
+ | |freq_avx512_6=3,000MHz | ||
+ | |freq_avx512_7=3,000MHz | ||
+ | |freq_avx512_8=3,000MHz | ||
+ | |freq_avx512_9=2,600MHz | ||
+ | |freq_avx512_10=2,600MHz | ||
+ | |freq_avx512_11=2,600MHz | ||
+ | |freq_avx512_12=2,600MHz | ||
}} | }} |
Revision as of 02:28, 8 May 2019
Edit Values | |
Xeon Gold 6226 | |
General Info | |
Designer | Intel |
Manufacturer | Intel |
Model Number | 6226 |
Market | Server |
Introduction | April 2, 2019 (announced) April 2, 2019 (launched) |
Release Price | $1,776.00 (tray) |
Shop | Amazon |
General Specs | |
Family | Xeon Gold |
Series | 6200 |
Locked | Yes |
Frequency | 2,700 MHz |
Turbo Frequency | 3,700 MHz (1 core) |
Bus type | DMI 3.0 |
Bus rate | 4 × 8 GT/s |
Clock multiplier | 27 |
Microarchitecture | |
ISA | x86-64 (x86) |
Microarchitecture | Cascade Lake |
Platform | Purley |
Chipset | Lewisburg |
Core Name | Cascade Lake SP |
Core Family | 6 |
Core Model | 85 |
Process | 14 nm |
Technology | CMOS |
Word Size | 64 bit |
Cores | 12 |
Threads | 24 |
Max Memory | 1 TiB |
Multiprocessing | |
Max SMP | 4-Way (Multiprocessor) |
Electrical | |
TDP | 125 W |
Tcase | 0 °C – 86 °C |
Packaging | |
Package | FCLGA-3647 (FCLGA) |
Dimension | 76.16 mm × 56.6 mm |
Pitch | 0.8585 mm × 0.9906 mm |
Contacts | 3647 |
Socket | Socket P, LGA-3647 |
Xeon Gold 6226 is a 64-bit dodeca-core x86 high performance server microprocessor introduced by Intel in early 2019. The Gold 6226 is based on the Cascade Lake microarchitecture and is manufactured on a 14 nm process. This chip supports 4-way multiprocessing, sports 2 AVX-512 FMA units as well as three Ultra Path Interconnect links. This microprocessor supports up 1 TiB of hexa-channel DDR4-2933 memory, operates at 2.7 GHz with a TDP of 125 W and features a turbo boost frequency of up to 3.7 GHz.
Cache
- Main article: Skylake § Cache
The Xeon Gold 6226 features a larger non-default 19.25 MiB of L3, a size that would normally be found on a 14-core part.
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
Memory controller
Integrated Memory Controller
|
||||||||||||||
|
Expansions
Expansion Options |
|||||
|
Features
[Edit/Modify Supported Features]
Frequencies
- See also: Intel's CPU Frequency Behavior
Mode | Base | Turbo Frequency/Active Cores | |||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|
1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | ||
Normal | 2,700MHz | 3,700MHz | 3,700MHz | 3,500MHz | 3,500MHz | 3,500MHz | 3,500MHz | 3,500MHz | 3,500MHz | 3,500MHz | 3,500MHz | 3,500MHz | 3,500MHz |
AVX2 | 2,300MHz | 3,600MHz | 3,600MHz | 3,400MHz | 3,400MHz | 3,300MHz | 3,300MHz | 3,300MHz | 3,300MHz | 3,100MHz | 3,100MHz | 3,100MHz | 3,100MHz |
AVX512 | 1,900MHz | 3,500MHz | 3,500MHz | 3,300MHz | 3,300MHz | 3,000MHz | 3,000MHz | 3,000MHz | 3,000MHz | 2,600MHz | 2,600MHz | 2,600MHz | 2,600MHz |
Facts about "Xeon Gold 6226 - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Xeon Gold 6226 - Intel#pcie + |
base frequency | 2,700 MHz (2.7 GHz, 2,700,000 kHz) + |
bus links | 4 + |
bus rate | 8,000 MT/s (8 GT/s, 8,000,000 kT/s) + |
bus type | DMI 3.0 + |
chipset | Lewisburg + |
clock multiplier | 27 + |
core count | 12 + |
core family | 6 + |
core model | 85 + |
core name | Cascade Lake SP + |
designer | Intel + |
family | Xeon Gold + |
first announced | April 2, 2019 + |
first launched | April 2, 2019 + |
full page name | intel/xeon gold/6226 + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has advanced vector extensions 512 | true + |
has ecc memory support | true + |
has extended page tables support | true + |
has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Vector Extensions 512 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Speed Shift Technology +, Trusted Execution Technology +, Intel vPro Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables +, Transactional Synchronization Extensions + and Deep Learning Boost + |
has intel deep learning boost | true + |
has intel enhanced speedstep technology | true + |
has intel speed shift technology | true + |
has intel trusted execution technology | true + |
has intel turbo boost technology 2 0 | true + |
has intel vpro technology | true + |
has intel vt-d technology | true + |
has intel vt-x technology | true + |
has locked clock multiplier | true + |
has second level address translation support | true + |
has simultaneous multithreading | true + |
has transactional synchronization extensions | true + |
has x86 advanced encryption standard instruction set extension | true + |
instance of | microprocessor + |
isa | x86-64 + |
isa family | x86 + |
l1$ size | 768 KiB (786,432 B, 0.75 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 384 KiB (393,216 B, 0.375 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 384 KiB (393,216 B, 0.375 MiB) + |
l2$ description | 16-way set associative + |
l2$ size | 12 MiB (12,288 KiB, 12,582,912 B, 0.0117 GiB) + |
l3$ description | 11-way set associative + |
l3$ size | 19.25 MiB (19,712 KiB, 20,185,088 B, 0.0188 GiB) + |
ldate | April 2, 2019 + |
main image | + |
manufacturer | Intel + |
market segment | Server + |
max case temperature | 359.15 K (86 °C, 186.8 °F, 646.47 °R) + |
max cpu count | 4 + |
max memory | 1,048,576 MiB (1,073,741,824 KiB, 1,099,511,627,776 B, 1,024 GiB, 1 TiB) + |
max memory bandwidth | 131.13 GiB/s (134,277.12 MiB/s, 140.8 GB/s, 140,799.765 MB/s, 0.128 TiB/s, 0.141 TB/s) + |
max memory channels | 6 + |
microarchitecture | Cascade Lake + |
min case temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
model number | 6226 + |
name | Xeon Gold 6226 + |
package | FCLGA-3647 + |
platform | Purley + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
release price | $ 1,776.00 (€ 1,598.40, £ 1,438.56, ¥ 183,514.08) + |
release price (tray) | $ 1,776.00 (€ 1,598.40, £ 1,438.56, ¥ 183,514.08) + |
series | 6200 + |
smp max ways | 4 + |
socket | Socket P + and LGA-3647 + |
supported memory type | DDR4-2933 + |
tdp | 125 W (125,000 mW, 0.168 hp, 0.125 kW) + |
technology | CMOS + |
thread count | 24 + |
turbo frequency (1 core) | 3,700 MHz (3.7 GHz, 3,700,000 kHz) + |
word size | 64 bit (8 octets, 16 nibbles) + |