From WikiChip
Difference between revisions of "intel/xeon gold/5217"
< intel‎ | xeon gold

(Created page with "{{intel title|Xeon Gold 5217}} {{chip}} '''Xeon Gold 5217''' is a {{arch|64}} octa-core x86 high performance server microprocessor introduced by Intel in early 2...")
 
Line 1: Line 1:
 
{{intel title|Xeon Gold 5217}}
 
{{intel title|Xeon Gold 5217}}
−
{{chip}}
+
{{chip
 +
|name=Xeon Gold 5217
 +
|image=cascade lake sp (front).png
 +
|designer=Intel
 +
|manufacturer=Intel
 +
|model number=5217
 +
|part number=CD8069504214302
 +
|s-spec=SRFBF
 +
|market=Server
 +
|first announced=April 2, 2019
 +
|first launched=April 2, 2019
 +
|release price (tray)=$1,522.00
 +
|family=Xeon Gold
 +
|series=5200
 +
|locked=Yes
 +
|frequency=3,000 MHz
 +
|bus type=DMI 3.0
 +
|bus links=4
 +
|bus rate=8 GT/s
 +
|clock multiplier=30
 +
|cpuid=0x50655
 +
|isa=x86-64
 +
|isa family=x86
 +
|microarch=Cascade Lake
 +
|platform=Purley
 +
|chipset=Lewisburg
 +
|core name=Cascade Lake SP
 +
|core family=6
 +
|core stepping=L1
 +
|process=14 nm
 +
|technology=CMOS
 +
|word size=64 bit
 +
|core count=8
 +
|thread count=16
 +
|max cpus=4
 +
|max memory=1 TiB
 +
|tdp=115 W
 +
|package name 1=intel,fclga_3647
 +
}}
 
'''Xeon Gold 5217''' is a {{arch|64}} [[octa-core]] [[x86]] high performance server microprocessor introduced by [[Intel]] in early [[2019]]. The Gold 5217 is based on the {{intel|Cascade Lake|l=arch}} microarchitecture and is manufactured on a [[14 nm process]]. This chip supports 4-way multiprocessing, sports one {{x86|AVX-512}} [[FMA]] units as well as three {{intel|Ultra Path Interconnect|UPI}} links. This microprocessor supports up 1 TiB of hexa-channel DDR4-2666 memory, operates at 3 GHz with a TDP of 115 W and features a {{intel|turbo boost}} frequency of up to 3.7 GHz.
 
'''Xeon Gold 5217''' is a {{arch|64}} [[octa-core]] [[x86]] high performance server microprocessor introduced by [[Intel]] in early [[2019]]. The Gold 5217 is based on the {{intel|Cascade Lake|l=arch}} microarchitecture and is manufactured on a [[14 nm process]]. This chip supports 4-way multiprocessing, sports one {{x86|AVX-512}} [[FMA]] units as well as three {{intel|Ultra Path Interconnect|UPI}} links. This microprocessor supports up 1 TiB of hexa-channel DDR4-2666 memory, operates at 3 GHz with a TDP of 115 W and features a {{intel|turbo boost}} frequency of up to 3.7 GHz.

Revision as of 00:22, 4 April 2019

Edit Values
Xeon Gold 5217
cascade lake sp (front).png
General Info
DesignerIntel
ManufacturerIntel
Model Number5217
Part NumberCD8069504214302
S-SpecSRFBF
MarketServer
IntroductionApril 2, 2019 (announced)
April 2, 2019 (launched)
Release Price$1,522.00 (tray)
ShopAmazon
General Specs
FamilyXeon Gold
Series5200
LockedYes
Frequency3,000 MHz
Bus typeDMI 3.0
Bus rate4 × 8 GT/s
Clock multiplier30
CPUID0x50655
Microarchitecture
ISAx86-64 (x86)
MicroarchitectureCascade Lake
PlatformPurley
ChipsetLewisburg
Core NameCascade Lake SP
Core Family6
Core SteppingL1
Process14 nm
TechnologyCMOS
Word Size64 bit
Cores8
Threads16
Max Memory1 TiB
Multiprocessing
Max SMP4-Way (Multiprocessor)
Electrical
TDP115 W
Packaging
PackageFCLGA-3647 (FCLGA)
Dimension76.16 mm × 56.6 mm
Pitch0.8585 mm × 0.9906 mm
Contacts3647
SocketSocket P, LGA-3647

Xeon Gold 5217 is a 64-bit octa-core x86 high performance server microprocessor introduced by Intel in early 2019. The Gold 5217 is based on the Cascade Lake microarchitecture and is manufactured on a 14 nm process. This chip supports 4-way multiprocessing, sports one AVX-512 FMA units as well as three UPI links. This microprocessor supports up 1 TiB of hexa-channel DDR4-2666 memory, operates at 3 GHz with a TDP of 115 W and features a turbo boost frequency of up to 3.7 GHz.

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/xeon_gold/5217&oldid=87933"
Facts about "Xeon Gold 5217 - Intel"
RDF feed
base frequency3,000 MHz (3 GHz, 3,000,000 kHz) +
bus links4 +
bus rate8,000 MT/s (8 GT/s, 8,000,000 kT/s) +
bus typeDMI 3.0 +
chipsetLewisburg +
clock multiplier30 +
core count8 +
core family6 +
core nameCascade Lake SP +
core steppingL1 +
cpuid0x50655 +
designerIntel +
familyXeon Gold +
first announcedApril 2, 2019 +
first launchedApril 2, 2019 +
full page nameintel/xeon gold/5217 +
has locked clock multipliertrue +
instance ofmicroprocessor +
isax86-64 +
isa familyx86 +
ldateApril 2, 2019 +
main imageFile:cascade lake sp (front).png +
manufacturerIntel +
market segmentServer +
max cpu count4 +
max memory1,048,576 MiB (1,073,741,824 KiB, 1,099,511,627,776 B, 1,024 GiB, 1 TiB) +
microarchitectureCascade Lake +
model number5217 +
nameXeon Gold 5217 +
packageFCLGA-3647 +
part numberCD8069504214302 +
platformPurley +
process14 nm (0.014 μm, 1.4e-5 mm) +
release price$ 1,522.00 (€ 1,369.80, £ 1,232.82, ¥ 157,268.26) +
release price (tray)$ 1,522.00 (€ 1,369.80, £ 1,232.82, ¥ 157,268.26) +
s-specSRFBF +
series5200 +
smp max ways4 +
socketSocket P + and LGA-3647 +
tdp115 W (115,000 mW, 0.154 hp, 0.115 kW) +
technologyCMOS +
thread count16 +
word size64 bit (8 octets, 16 nibbles) +