From WikiChip
Difference between revisions of "arm holdings/microarchitectures/cortex-a17"
< arm holdings

(MediaTek MT6595)
Line 23: Line 23:
 
* TSMC [[28 nm process]]
 
* TSMC [[28 nm process]]
 
* 89 mm² die size
 
* 89 mm² die size
* Quad-core {{armh|Cortex-A7|l=arch}}
+
* Quad-core {{\\|Cortex-A7}}
 
** ~0.48 mm² per core
 
** ~0.48 mm² per core
* Quad-core {{armh|Cortex-A17|l=arch}} + 2 MiB L2
+
* Quad-core Cortex-A17 + 2 MiB L2
 
** ~1.93 mm² per core
 
** ~1.93 mm² per core
 
** ~3.93 mm² for 2 MiB L2
 
** ~3.93 mm² for 2 MiB L2

Revision as of 12:43, 29 December 2018

Edit Values
Cortex-A17 µarch
General Info
Arch TypeCPU
DesignerARM Holdings
ManufacturerTSMC
IntroductionFebruary 11, 2014
Succession

Cortex-A17 is the successor to the Cortex-A12, a mid-range performance ARM microarchitecture designed by ARM Holdings for the mobile market. This microarchitecture is designed as a synthesizable IP core and is sold to other semiconductor companies to be implemented in their own chips. The Cortex-A17 was designed to be paired with the low-power Cortex-A7 in a big.LITTLE configuration.

Architecture

Key changes from Cortex-A12

New text document.svg This section is empty; you can help add the missing info by editing this page.

Block Diagram

New text document.svg This section is empty; you can help add the missing info by editing this page.

Memory Hierarchy

New text document.svg This section is empty; you can help add the missing info by editing this page.

Die

MediaTek MT6595

  • TSMC 28 nm process
  • 89 mm² die size
  • Quad-core Cortex-A7
    • ~0.48 mm² per core
  • Quad-core Cortex-A17 + 2 MiB L2
    • ~1.93 mm² per core
    • ~3.93 mm² for 2 MiB L2

(small quad-core is unlabeled below the big core cluster)

mt6595 die shot.png
codenameCortex-A17 +
designerARM Holdings +
first launchedFebruary 11, 2014 +
full page namearm holdings/microarchitectures/cortex-a17 +
instance ofmicroarchitecture +
manufacturerTSMC +
microarchitecture typeCPU +
nameCortex-A17 +