From WikiChip
Difference between revisions of "mediatek/mt65xx/mt6595"
< mediatek

(MT6595)
(No difference)

Revision as of 08:02, 29 December 2018

Edit Values
no photo (ic).svg
General Info
Microarchitecture

MT6595 is a mid-range octa-core ARM LTE SoC designed by MediaTek and introduced in early 2014. This chip, which is fabricated on TSMC's 28 nm process, features four big Cortex-A17 cores operating at up to 2.5 GHz and four little Cortex-A7 cores operating at up to 1.7 GHz. The MT6595 incorporates an PowerVR G6200 GPU operating at up to 600 MHz and supports up to dual-channel LPDDR3-1866 memory.

Die

(small quad-core is unlabeled below the big core cluster)

mt6595 die shot.png
Retrieved from "https://en.wikichip.org/w/index.php?title=mediatek/mt65xx/mt6595&oldid=85316"
Facts about "MT6595 - MediaTek"
RDF feed
base frequency2,500 MHz (2.5 GHz, 2,500,000 kHz) + and 1,700 MHz (1.7 GHz, 1,700,000 kHz) +
core count8 +
core nameCortex-A17 + and Cortex-A7 +
designerMediaTek + and ARM Holdings +
die area89 mm² (0.138 in², 0.89 cm², 89,000,000 µm²) +
familyMT65xx +
first announcedNovember 2014 +
first launchedNovember 2014 +
full page namemediatek/mt65xx/mt6595 +
has ecc memory supportfalse +
instance ofmicroprocessor +
integrated gpuPowerVR G6200 +
integrated gpu base frequency600 MHz (0.6 GHz, 600,000 KHz) +
integrated gpu designerImagination Technologies +
isaARMv7 +
isa familyARM +
l2$ size0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) + and 2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) +
ldateNovember 2014 +
manufacturerTSMC +
market segmentMobile +
max cpu count1 +
max memory channels2 +
microarchitectureCortex-A17 + and Cortex-A7 +
model numberMT6595 +
nameMT6595 +
part numberMT6595 +
process28 nm (0.028 μm, 2.8e-5 mm) +
smp max ways1 +
supported memory typeLPDDR3-1866 +
technologyCMOS +
thread count8 +
used byGionee P7 Max +, InFocus M530 +, Zopo ZP999 + and Meizu MX4 +
word size64 bit (8 octets, 16 nibbles) +