Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "apm/microarchitectures/storm"
(storm) |
|||
| Line 17: | Line 17: | ||
}} | }} | ||
'''Storm''' is [[AppliedMicro]] first custom [[ARM]] microarchitecture for servers. Storm-based microprocessors were sold under the {{apm|X-Gene 1}} brand of server microprocessors. | '''Storm''' is [[AppliedMicro]] first custom [[ARM]] microarchitecture for servers. Storm-based microprocessors were sold under the {{apm|X-Gene 1}} brand of server microprocessors. | ||
| + | |||
| + | == Codenames == | ||
| + | {| class="wikitable" | ||
| + | |- | ||
| + | ! Codename !! Description | ||
| + | |- | ||
| + | | Potenza || codename for the core and memory sub-system | ||
| + | |} | ||
| + | |||
| + | == Technology == | ||
| + | Storm is fabricated on TSMC's [[40 nm]] bluk CMOS. | ||
| + | |||
| + | == Architecture == | ||
| + | |||
| + | === Memory Hierarchy === | ||
| + | * Cache | ||
| + | ** L1I | ||
| + | *** 32 KiB, 8-way set associative | ||
| + | **** Per core | ||
| + | *** ECC and Parity protection | ||
| + | ** L1D | ||
| + | *** 32 KiB, 8-way set associative | ||
| + | **** Per core | ||
| + | *** 64 B/line | ||
| + | *** Write-through with [[write-combining]] | ||
| + | *** ECC and Parity protection | ||
| + | ** L2 | ||
| + | *** 256 KB | ||
| + | **** Per process module (2 cores) | ||
| + | *** Inclusive of L1 write-thru data caches | ||
| + | *** 64 B/line | ||
| + | *** ECC and Parity protection | ||
| + | ** L3 | ||
| + | *** 8 MiB | ||
| + | *** 64 B/line | ||
Revision as of 19:36, 25 September 2018
| Edit Values | |
| Storm µarch | |
| General Info | |
| Arch Type | CPU |
| Designer | AppliedMicro |
| Manufacturer | TSMC |
| Introduction | 2011 |
| Process | 40 nm |
| Core Configs | 8 |
| Pipeline | |
| Type | Superscalar |
| OoOE | Yes |
| Speculative | Yes |
| Reg Renaming | Yes |
| Instructions | |
| ISA | ARMv8 |
| Succession | |
Storm is AppliedMicro first custom ARM microarchitecture for servers. Storm-based microprocessors were sold under the X-Gene 1 brand of server microprocessors.
Codenames
| Codename | Description |
|---|---|
| Potenza | codename for the core and memory sub-system |
Technology
Storm is fabricated on TSMC's 40 nm bluk CMOS.
Architecture
Memory Hierarchy
- Cache
- L1I
- 32 KiB, 8-way set associative
- Per core
- ECC and Parity protection
- 32 KiB, 8-way set associative
- L1D
- 32 KiB, 8-way set associative
- Per core
- 64 B/line
- Write-through with write-combining
- ECC and Parity protection
- 32 KiB, 8-way set associative
- L2
- 256 KB
- Per process module (2 cores)
- Inclusive of L1 write-thru data caches
- 64 B/line
- ECC and Parity protection
- 256 KB
- L3
- 8 MiB
- 64 B/line
- L1I
Facts about "Storm - Microarchitectures - AppliedMicro"
| codename | Storm + |
| core count | 8 + |
| designer | AppliedMicro + |
| first launched | 2011 + |
| full page name | apm/microarchitectures/storm + |
| instance of | microarchitecture + |
| instruction set architecture | ARMv8 + |
| manufacturer | TSMC + |
| microarchitecture type | CPU + |
| name | Storm + |
| process | 40 nm (0.04 μm, 4.0e-5 mm) + |