From WikiChip
Difference between revisions of "intel/cpuid"
(→CPUIDs) |
(→CPUIDs) |
||
Line 76: | Line 76: | ||
| rowspan="2" | {{intel|Goldmont|l=arch}} || {{intel|Denverton|l=core}} || 0 || 0x6 || 0x5 || 0xF || [[Family 6 Model 95]] | | rowspan="2" | {{intel|Goldmont|l=arch}} || {{intel|Denverton|l=core}} || 0 || 0x6 || 0x5 || 0xF || [[Family 6 Model 95]] | ||
|- | |- | ||
− | | {{intel|Apollo Lake|l=core}} || 0 || 0x6 || 0x5 || 0xC || [[Family 6 Model 92]] | + | | {{intel|Apollo Lake|l=core}}, <s>{{intel|Broxton|l=core}}</s> || 0 || 0x6 || 0x5 || 0xC || [[Family 6 Model 92]] |
|- | |- | ||
| {{intel|Airmont|l=arch}} || {{intel|Cherry Trail|l=core}}, {{intel|Braswell|l=core}} || 0 || 0x6 || 0x4 || 0xC || [[Family 6 Model 76]] | | {{intel|Airmont|l=arch}} || {{intel|Cherry Trail|l=core}}, {{intel|Braswell|l=core}} || 0 || 0x6 || 0x4 || 0xC || [[Family 6 Model 76]] |
Revision as of 01:00, 30 March 2018
Below is a list of Intel's CPUID broken down by their respective core names and microarchitecture: