From WikiChip
Difference between revisions of "centaur/microarchitectures/samuel"
Line 12: | Line 12: | ||
|predecessor link=cyrix/microarchitectures/joshua | |predecessor link=cyrix/microarchitectures/joshua | ||
|successor=Samuel 2 | |successor=Samuel 2 | ||
− | |successor link= | + | |successor link=via technologies/microarchitectures/samuel 2 |
}} | }} | ||
'''Samuel''' was an [[x86]] microarchitecture designed by [[Centaur Technology]]. [[VIA Technologies|VIA]] replaced [[Cyrix]]'s {{cyrix|Joshua|l=arch}} architecture with Samuel prior to mass production after failing to meet performance goals. | '''Samuel''' was an [[x86]] microarchitecture designed by [[Centaur Technology]]. [[VIA Technologies|VIA]] replaced [[Cyrix]]'s {{cyrix|Joshua|l=arch}} architecture with Samuel prior to mass production after failing to meet performance goals. |
Latest revision as of 21:05, 14 January 2018
Edit Values | |
Samuel µarch | |
General Info | |
Arch Type | CPU |
Designer | Centaur Technology |
Manufacturer | TSMC |
Process | 0.180 µm |
Core Configs | 1 |
Pipeline | |
Stages | 12 |
Instructions | |
ISA | x86-32 |
Succession | |
Samuel was an x86 microarchitecture designed by Centaur Technology. VIA replaced Cyrix's Joshua architecture with Samuel prior to mass production after failing to meet performance goals.
Facts about "Samuel - Microarchitectures - Centaur Technology"
codename | Samuel + |
core count | 1 + |
designer | Centaur Technology + |
full page name | centaur/microarchitectures/samuel + |
instance of | microarchitecture + |
instruction set architecture | x86-32 + |
manufacturer | TSMC + |
microarchitecture type | CPU + |
name | Samuel + |
pipeline stages | 12 + |
process | 180 nm (0.18 μm, 1.8e-4 mm) + |