Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "amd/microarchitectures/k8"
| Line 10: | Line 10: | ||
| process 2 = 90 nm | | process 2 = 90 nm | ||
| process 3 = 65 nm | | process 3 = 65 nm | ||
| − | |isa | + | |isa=x86-64 |
| − | |||
| − | |||
| succession = Yes | | succession = Yes | ||
| predecessor = K7 | | predecessor = K7 | ||
Revision as of 18:58, 30 November 2017
| Edit Values | |
| K8 µarch | |
| General Info | |
| Arch Type | CPU |
| Designer | AMD |
| Manufacturer | AMD |
| Introduction | September 23, 2003 |
| Process | 130 nm, 90 nm, 65 nm |
| Instructions | |
| ISA | x86-64 |
| Succession | |
K8 (Hammer) was the microarchitecture developed by AMD as a successor to K7. K8 was superseded by K10 in 2007.
Contents
Architecture
 |
This section is empty; you can help add the missing info by editing this page. |
Die Shot
| |
This section is empty; you can help add the missing info by editing this page. |
All K8 Chips
| K8 Chips | ||||||
|---|---|---|---|---|---|---|
| Model | Family | Core | Launched | Power Dissipation | Freq | Max Mem |
| Count: 0 | ||||||
See also
Facts about "K8 - Microarchitectures - AMD"
| codename | K8 + |
| designer | AMD + |
| first launched | September 23, 2003 + |
| full page name | amd/microarchitectures/k8 + |
| instance of | microarchitecture + |
| instruction set architecture | x86-64 + |
| manufacturer | AMD + |
| microarchitecture type | CPU + |
| name | K8 + |
| process | 130 nm (0.13 μm, 1.3e-4 mm) +, 90 nm (0.09 μm, 9.0e-5 mm) + and 65 nm (0.065 μm, 6.5e-5 mm) + |