Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/xeon platinum/8156"
| Line 175: | Line 175: | ||
|sensemi=No | |sensemi=No | ||
|xfr=No | |xfr=No | ||
| + | }} | ||
| + | |||
| + | == Frequencies == | ||
| + | {{see also|intel/frequency_behavior|l1=Intel's CPU Frequency Behavior}} | ||
| + | {{frequency table | ||
| + | |freq_base=3,600 MHz | ||
| + | |freq_1=3,700 MHz | ||
| + | |freq_2=3,700 MHz | ||
| + | |freq_3=3,700 MHz | ||
| + | |freq_4=3,700 MHz | ||
| + | |freq_avx2_base=3,300 MHz | ||
| + | |freq_avx2_1=3,600 MHz | ||
| + | |freq_avx2_2=3,600 MHz | ||
| + | |freq_avx2_3=3,600 MHz | ||
| + | |freq_avx2_4=3,600 MHz | ||
| + | |freq_avx512_base=2,700 MHz | ||
| + | |freq_avx512_1=3,500 MHz | ||
| + | |freq_avx512_2=3,500 MHz | ||
| + | |freq_avx512_3=3,300 MHz | ||
| + | |freq_avx512_4=3,300 MHz | ||
}} | }} | ||
Revision as of 00:02, 17 July 2017
Template:mpu Xeon Platinum 8156 is a 64-bit quad-core x86 multi-socket highest performance server microprocessor introduced by Intel in mid-2017. This chip supports up to 8-way multiprocessing. The Platinum 8156, which is based on the server configuration of the Skylake microarchitecture and is manufactured on a 14 nm+ process, sports 2 AVX-512 FMA units as well as three Ultra Path Interconnect links. This microprocessor, which operates at 3.6 GHz with a TDP of 105 W and a turbo boost frequency of up to 3.7 GHz, supports up 768 GiB of hexa-channel DDR4-2666 ECC memory.
Cache
- Main article: Skylake § Cache
The Xeon Platinum 8156 features a considerably larger non-default 16.5 MiB of L3, a size that would normally be found on a 12-core part.
 |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||||||||||||||
|
|||||||||||||||||||||||||||||||||||||
Memory controller
 |
Integrated Memory Controller
|
|||||||||||||
|
||||||||||||||
Expansions
 |
Expansion Options
|
|||||||
|
||||||||
Features
[Edit/Modify Supported Features]
 |
Supported x86 Extensions & Processor Features
|
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Frequencies
- See also: Intel's CPU Frequency Behavior
| Mode | Base | Turbo Frequency/Active Cores | |||
|---|---|---|---|---|---|
| 1 | 2 | 3 | 4 | ||
| Normal | 3,600 MHz | 3,700 MHz | 3,700 MHz | 3,700 MHz | 3,700 MHz |
| AVX2 | 3,300 MHz | 3,600 MHz | 3,600 MHz | 3,600 MHz | 3,600 MHz |
| AVX512 | 2,700 MHz | 3,500 MHz | 3,500 MHz | 3,300 MHz | 3,300 MHz |
Facts about "Xeon Platinum 8156 - Intel"
.png)
.png){kind=link}