From WikiChip
Difference between revisions of "acorn/microarchitectures/arm3"
< acorn

Line 14: Line 14:
 
|decode=1-way
 
|decode=1-way
 
|isa=ARMv2a
 
|isa=ARMv2a
 +
|l1=4 KiB
 +
|l1 per=core
 +
|l1 desc=64-way set associative
 
|predecessor=ARM2
 
|predecessor=ARM2
 
|predecessor link=arm holdings/microarchitectures/arm2
 
|predecessor link=arm holdings/microarchitectures/arm2

Revision as of 16:24, 28 June 2017

Edit Values
ARM3 µarch
General Info
Arch TypeCPU
DesignerARM Holdings
ManufacturerVLSI Technology, Sanyo
Introduction1989
Process1.5 µm
Core Configs1
Pipeline
TypeScalar, Pipelined
Stages3
Decode1-way
Instructions
ISAARMv2a
Cache
L1 Cache4 KiB/core
64-way set associative
Succession

ARM3 is the second-generation commercial ARM implementation designed by ARM Holdings (then Acorn Computers) as a successor to the ARM2.

Overview

The ARM3 builds on the ARM2 with higher performance through the introduction of on-die cache but without any major changes to the core itself. The ARM3 can operate at up to 25 MHz with a peak performance of 25 MIPS and a sustainable performance of 12 MIPS.

Process Technology

See also: 1.5 µm process

The ARM3 was implemented on a 1.5 µm double-level metal CMOS process.

Architecture

Key changes from ARM2

  • Goal 3x the performance

New instructions

New ARM3 instructions:

Memory:

  • SWP - Swap word memory-register, Atomic (uninterruptible)

Die

  • 12 MHz, 1 W
  • 1.5 µm DLM CMOS
  • 8.72 mm x 9.95 mm
  • 86.764 mm² die size
  • 309,656 transistors
    • 206,454 SRAM
    • 62,973 CAM
    • 40,229 logic
  • QFP-160
    • 119 signal pins
    • 41 power/ground pins

All ARM2 Chips

New text document.svg This section is empty; you can help add the missing info by editing this page.

References

  • Thomas, A. R. P., et al. "A 2nd Generation 32b RISC Processor with 4KByte Cache." Solid-State Circuits Conference, 1989. ESSCIRC'89. Proceedings of the 15th European. IEEE, 1989.
codenameARM3 +
core count1 +
designerARM Holdings +
first launched1989 +
full page nameacorn/microarchitectures/arm3 +
instance ofmicroarchitecture +
instruction set architectureARMv2a +
manufacturerVLSI Technology + and Sanyo +
microarchitecture typeCPU +
nameARM3 +
pipeline stages3 +
process1,500 nm (1.5 μm, 0.0015 mm) +