Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/chipsets/poulsbo"
(→Die Shot) |
(→Overview) |
||
| Line 28: | Line 28: | ||
'''Poulsbo''' is a chipset for [[Intel]]'s first generation of {{intel|Atom}} processors based on the {{intel|Bonnell|l=arch}} microarchitecture. | '''Poulsbo''' is a chipset for [[Intel]]'s first generation of {{intel|Atom}} processors based on the {{intel|Bonnell|l=arch}} microarchitecture. | ||
==Overview == | ==Overview == | ||
| + | [[File:Poulsbo lrg and sm.png|thumb|right|Comparison between the two Poulsbo packages.]] | ||
| + | The Poulsbo chipset, part of the {{intel|Menlow|l=platform}}, offers the memory controller along with the much of the southbridge. Unlike all previous [[front-side bus]] signaling logic which used [[gunning transceiver logic|GTL]], to allow for more power saving, Poulsbo became the first chipset to support CMOS signaling as well. Such functionality was only offered by the {{intel|Silverthorne|l=core}}-based processors. In 2009 Intel released a second variant of Poulsbo in a larger [[package]]. | ||
| + | |||
| + | == Features == | ||
* Intel {{intel|GMA 500}} GPU | * Intel {{intel|GMA 500}} GPU | ||
** Licensed Imagination Technologies {{imgtec|PowerVR SGX 535}} graphics core + {{imgtec|PowerVR VXD370}} H.264/MPEG-4 AVC playback | ** Licensed Imagination Technologies {{imgtec|PowerVR SGX 535}} graphics core + {{imgtec|PowerVR VXD370}} H.264/MPEG-4 AVC playback | ||
| Line 34: | Line 38: | ||
{{clear}} | {{clear}} | ||
| + | |||
== Die Shot == | == Die Shot == | ||
* [[0.13 μm process]] | * [[0.13 μm process]] | ||
Revision as of 23:49, 1 April 2017
| Poulsbo | |
| |
| Developer | Intel, Imagination Technologies |
| Manufacturer | Intel |
| Introduction | March 2, 2008 (announced) |
| Process | 0.13 μm 130 nm
1.3e-4 mm |
| Technology | CMOS, GTL |
| Bus type | FSB |
| Bus speed | 0.533 GHz 533 MHz
533,000 kHz |
Poulsbo is a chipset for Intel's first generation of Atom processors based on the Bonnell microarchitecture.
Overview
The Poulsbo chipset, part of the Menlow, offers the memory controller along with the much of the southbridge. Unlike all previous front-side bus signaling logic which used GTL, to allow for more power saving, Poulsbo became the first chipset to support CMOS signaling as well. Such functionality was only offered by the Silverthorne-based processors. In 2009 Intel released a second variant of Poulsbo in a larger package.
Features
- Intel GMA 500 GPU
- Licensed Imagination Technologies PowerVR SGX 535 graphics core + PowerVR VXD370 H.264/MPEG-4 AVC playback
 |
This section requires expansion; you can help adding the missing info. |
Die Shot
- 0.13 μm process
- 22 mm x 22 mm package
.png)
Facts about "Poulsbo - Chipsets - Intel"
| bus speed | 533 MHz (0.533 GHz, 533,000 kHz) + |
| bus type | FSB + |
| designer | Intel + and Imagination Technologies + |
| first announced | April 18, 2007 + |
| first launched | March 2, 2008 + |
| instance of | chipset + |
| manufacturer | Intel + |
| name | Poulsbo + |
| process | 130 nm (0.13 μm, 1.3e-4 mm) + |
| technology | CMOS + and GTL + |