From WikiChip
Difference between revisions of "centaur/microarchitectures/cha"
< centaur

(Die)
Line 44: Line 44:
  
 
=== NCORE ===
 
=== NCORE ===
:<div>
+
:<div style="display: block;">
 
<div style="float: left;">[[File:cha soc ncore.png|300px]]</div>
 
<div style="float: left;">[[File:cha soc ncore.png|300px]]</div>
 
<div style="float: left;">[[File:cha soc ncore (2).png|300px]]</div>
 
<div style="float: left;">[[File:cha soc ncore (2).png|300px]]</div>
 
</div>
 
</div>
 +
 +
{{clear}}
  
 
== Bibliography ==
 
== Bibliography ==

Revision as of 17:48, 22 January 2020

Edit Values
CHA µarch
General Info
Arch TypeCPU
DesignerCentaur Technology
ManufacturerTSMC
Process16 nm
Core Configs8
Instructions
ISAx86-64

CHA is a 16-nanometer x86 SoC microarchitecture designed by Centaur Technology for the server market.

Process technology

New text document.svg This section is empty; you can help add the missing info by editing this page.

Architecture

Key changes from CN

New text document.svg This section is empty; you can help add the missing info by editing this page.

Block Diagram

CHA SoC

cha soc block diagram.svg

CNS Core

cns block diagram.svg

NCORE NPU

Overview

New text document.svg This section is empty; you can help add the missing info by editing this page.

CNS Core

New text document.svg This section is empty; you can help add the missing info by editing this page.

NCORE NPU

New text document.svg This section is empty; you can help add the missing info by editing this page.

Die

SoC

cha soc.png

Core group

cha core group.png

NCORE

cha soc ncore.png
cha soc ncore (2).png

Bibliography

  • Centaur. personal communication. November 2019.

See also

codenameCHA +
core count8 +
designerCentaur Technology +
full page namecentaur/microarchitectures/cha +
instance ofmicroarchitecture +
instruction set architecturex86-64 +
manufacturerTSMC +
microarchitecture typeCPU +
nameCHA +
process16 nm (0.016 μm, 1.6e-5 mm) +