Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "centaur/microarchitectures/cha"
(→Architecture) |
(→Die) |
||
| Line 34: | Line 34: | ||
== Die == | == Die == | ||
| − | + | === SoC === | |
| + | * [[TSMC]] [[16 nm process]] | ||
| + | * 195 mm² | ||
| + | |||
| + | :[[File:cha soc.png|600px]] | ||
| + | |||
| + | === Core group === | ||
| + | :[[File:cha core group.png|500px]] | ||
| + | |||
| + | === NCORE === | ||
| + | :<div> | ||
| + | <div style="float: left;">[[File:cha soc ncore.png|300px]]</div> | ||
| + | <div style="float: left;">[[File:cha soc ncore (2).png|300px]]</div> | ||
| + | </div> | ||
== Bibliography == | == Bibliography == | ||
Revision as of 17:47, 22 January 2020
| Edit Values | |
| CHA µarch | |
| General Info | |
| Arch Type | CPU |
| Designer | Centaur Technology |
| Manufacturer | TSMC |
| Process | 16 nm |
| Core Configs | 8 |
| Instructions | |
| ISA | x86-64 |
CHA is a 16-nanometer x86 SoC microarchitecture designed by Centaur Technology for the server market.
Contents
Process technology
 |
This section is empty; you can help add the missing info by editing this page. |
Architecture
Key changes from CN
| |
This section is empty; you can help add the missing info by editing this page. |
Block Diagram
CHA SoC
CNS Core
NCORE NPU
Overview
| |
This section is empty; you can help add the missing info by editing this page. |
CNS Core
| |
This section is empty; you can help add the missing info by editing this page. |
NCORE NPU
| |
This section is empty; you can help add the missing info by editing this page. |
Die
SoC
- TSMC 16 nm process
- 195 mm²
Core group
NCORE
.png)
Bibliography
- Centaur. personal communication. November 2019.
See also
- Direct Competition
Facts about "CHA - Microarchitectures - Centaur Technology"
| codename | CHA + |
| core count | 8 + |
| designer | Centaur Technology + |
| full page name | centaur/microarchitectures/cha + |
| instance of | microarchitecture + |
| instruction set architecture | x86-64 + |
| manufacturer | TSMC + |
| microarchitecture type | CPU + |
| name | CHA + |
| pipeline stages (max) | 22 + |
| pipeline stages (min) | 20 + |
| process | 16 nm (0.016 μm, 1.6e-5 mm) + |