Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "amd/cpuid"
(→Family 23) |
(→Family 23) |
||
| Line 22: | Line 22: | ||
| {{amd|Pinnacle Ridge|l=core}} || 0x8 || 0xF || 0x0 || 0x8 || [[Family 23 Model 8]] | | {{amd|Pinnacle Ridge|l=core}} || 0x8 || 0xF || 0x0 || 0x8 || [[Family 23 Model 8]] | ||
|- | |- | ||
| − | | rowspan="3" | {{amd|Zen|l=arch}} || {{amd|Dali|l=core}} || 0x8 || 0xF || 0x1 || 0x8 || [[Family 23 Model 24]] | + | | rowspan="3" | {{amd|Zen|l=arch}} || {{amd|Banded Kestrel|l=core}}, {{amd|Dali|l=core}} || 0x8 || 0xF || 0x1 || 0x8 || [[Family 23 Model 24]] |
|- | |- | ||
| {{amd|Raven Ridge|l=core}} || 0x8 || 0xF || 0x1 || 0x1 || [[Family 23 Model 17]] | | {{amd|Raven Ridge|l=core}} || 0x8 || 0xF || 0x1 || 0x1 || [[Family 23 Model 17]] | ||
Revision as of 01:15, 9 January 2020
x86
Instruction Set Architecture
Instruction Set Architecture
General
Variants
Topics
- Instructions
- Addressing Modes
- Registers
- Model-Specific Register
- Assembly
- Interrupts
- Micro-Ops
- Timer
- Calling Convention
- Microarchitectures
- CPUID
CPUIDs
- AMD's CPUIDs
- Intel's CPUIDs
Modes
Extensions(all)
Below is a list of AMD's CPUID broken down by their respective core names and microarchitecture:
This article is a work in progress!CPUIDs
Family 23
| Microarchitecture | Core | Extended Family | Family | Extended Model | Model | |
|---|---|---|---|---|---|---|
| Zen 4 | Genoa | |||||
| Zen 3 | Milan | |||||
| Zen 2 | Matisse | 0x8 | 0xF | 0x7 | 0x1 | Family 23 Model 113 |
| Rome, Castle Peak | 0x8 | 0xF | 0x3 | 0x1 | Family 23 Model 49 | |
| Zen+ | Picasso | 0x8 | 0xF | 0x1 | 0x8 | Family 23 Model 24 |
| Pinnacle Ridge | 0x8 | 0xF | 0x0 | 0x8 | Family 23 Model 8 | |
| Zen | Banded Kestrel, Dali | 0x8 | 0xF | 0x1 | 0x8 | Family 23 Model 24 |
| Raven Ridge | 0x8 | 0xF | 0x1 | 0x1 | Family 23 Model 17 | |
| Naples, Whitehaven, Summit Ridge, Snowy Owl | 0x8 | 0xF | 0x0 | 0x1 | Family 23 Model 1 |