From WikiChip
Difference between revisions of "amd/athlon/3000g"
(add pricing? :D) |
|||
Line 7: | Line 7: | ||
|model number=3000G | |model number=3000G | ||
|part number=YD3000C6M2OFH | |part number=YD3000C6M2OFH | ||
+ | |part number 2=YD3000C6FHBOX | ||
+ | |part number 3=YD3000C6FHMPK | ||
|market=Desktop | |market=Desktop | ||
|first announced=November 7, 2019 | |first announced=November 7, 2019 | ||
− | |first launched=November | + | |first launched=November 20, 2019 |
|family=Athlon | |family=Athlon | ||
|series=3000 | |series=3000 | ||
− | |||
|frequency=3,500 MHz | |frequency=3,500 MHz | ||
− | |||
|bus type=PCIe 3.0 | |bus type=PCIe 3.0 | ||
|clock multiplier=35 | |clock multiplier=35 | ||
|isa=x86-64 | |isa=x86-64 | ||
|isa family=x86 | |isa family=x86 | ||
− | |microarch=Zen | + | |microarch=Zen+ |
− | |core name= | + | |core name=Picasso |
− | |process= | + | |process=12 nm |
− | |transistors=4,940,000,000 | + | |transistors=4,940,000,000 |
|technology=CMOS | |technology=CMOS | ||
− | |die area=209.78 mm² | + | |die area=209.78 mm² |
|word size=64 bit | |word size=64 bit | ||
|core count=2 | |core count=2 | ||
Line 31: | Line 31: | ||
|max memory=64 GiB | |max memory=64 GiB | ||
|tdp=35 W | |tdp=35 W | ||
− | |ctdp down= | + | |ctdp down=25 W |
− | |||
|temp min=0° C | |temp min=0° C | ||
− | |temp max= | + | |temp max=95 °C |
|package name 1=amd,socket_am4 | |package name 1=amd,socket_am4 | ||
}} | }} | ||
+ | '''Ryzen 3 3000G''' is a {{arch|64}} [[dual-core]] entry-level [[x86]] desktop microprocessor introduced by [[AMD]] in late [[2019]]. This processor is based on AMD's {{amd|Zen+|Zen+ microarchitecture|l=arch}} and is fabricated on a [[12 nm process]]. The 3000G operates at a base frequency of 3.5 GHz and with a [[TDP]] of 35 W. This APU supports up to 64 GiB of dual-channel DDR4-2667 memory and incorporates {{amd|Radeon Vega 3}} Graphics operating at up to 1.1 GHz. | ||
− | + | This model supports a configurable TDP-down of 25. | |
− | + | ||
+ | == Cache == | ||
+ | {{main|amd/microarchitectures/zen+#Memory_Hierarchy|l1=Zen+ § Cache}} | ||
+ | {{cache size | ||
+ | |l1 cache=192 KiB | ||
+ | |l1i cache=128 KiB | ||
+ | |l1i break=2x64 KiB | ||
+ | |l1i desc=4-way set associative | ||
+ | |l1d cache=64 KiB | ||
+ | |l1d break=2x32 KiB | ||
+ | |l1d desc=8-way set associative | ||
+ | |l1d policy=write-back | ||
+ | |l2 cache=1 MiB | ||
+ | |l2 break=2x512 KiB | ||
+ | |l2 desc=8-way set associative | ||
+ | |l2 policy=write-back | ||
+ | |l3 cache=4 MiB | ||
+ | |l3 break=1x4 MiB | ||
+ | }} | ||
+ | |||
+ | == Memory controller == | ||
+ | {{memory controller | ||
+ | |type=DDR4-3200 | ||
+ | |ecc=Yes | ||
+ | |max mem=128 GiB | ||
+ | |channels=2 | ||
+ | |max bandwidth=47.68 GiB/s | ||
+ | |bandwidth schan=23.84 GiB/s | ||
+ | |bandwidth dchan=47.68 GiB/s | ||
+ | }} | ||
+ | |||
+ | == Expansions == | ||
+ | The 3000G includes 20 PCIe lanes - 16 for a [[discrete graphics processor]] and 4 for storage (NVMe or 2 ports SATA Express). | ||
+ | {{expansions | ||
+ | | pcie revision = 3.0 | ||
+ | | pcie lanes = 20 | ||
+ | | pcie config = 1x16+1x4 | ||
+ | | sata revision = 3.0 | ||
+ | | sata ports = 4 | ||
+ | | usb revision = 3.0 | ||
+ | | usb revision 2 = 2.0 | ||
+ | | usb ports = 4 | ||
+ | | usb rate = 5 Gbit/s | ||
+ | }} | ||
== Graphics == | == Graphics == | ||
Line 49: | Line 92: | ||
| execution units = 3 | | execution units = 3 | ||
| unified shaders = 192 | | unified shaders = 192 | ||
− | | max displays = | + | | max displays = 3 |
| max memory = | | max memory = | ||
| frequency = | | frequency = | ||
− | | max frequency = 1, | + | | max frequency = 1,100 MHz |
| output crt = | | output crt = | ||
Line 64: | Line 107: | ||
| directx ver = 12 | | directx ver = 12 | ||
− | |||
| opengl ver = 4.6 | | opengl ver = 4.6 | ||
| opencl ver = 2.2 | | opencl ver = 2.2 | ||
Line 79: | Line 121: | ||
| max res vga freq = | | max res vga freq = | ||
}} | }} | ||
+ | {{zen with vega hardware accelerated video table|col=1}} | ||
+ | |||
+ | == Features == | ||
+ | {{x86 features | ||
+ | |real=Yes | ||
+ | |protected=Yes | ||
+ | |smm=Yes | ||
+ | |fpu=Yes | ||
+ | |x8616=Yes | ||
+ | |x8632=Yes | ||
+ | |x8664=Yes | ||
+ | |nx=Yes | ||
+ | |mmx=Yes | ||
+ | |emmx=Yes | ||
+ | |sse=Yes | ||
+ | |sse2=Yes | ||
+ | |sse3=Yes | ||
+ | |ssse3=Yes | ||
+ | |sse41=Yes | ||
+ | |sse42=Yes | ||
+ | |sse4a=Yes | ||
+ | |avx=Yes | ||
+ | |avx2=Yes | ||
+ | |avx512f=No | ||
+ | |avx512cd=No | ||
+ | |avx512er=No | ||
+ | |avx512pf=No | ||
+ | |avx512bw=No | ||
+ | |avx512dq=No | ||
+ | |avx512vl=No | ||
+ | |avx512ifma=No | ||
+ | |avx512vbmi=No | ||
+ | |avx5124fmaps=No | ||
+ | |avx5124vnniw=No | ||
+ | |avx512vpopcntdq=No | ||
+ | |abm=Yes | ||
+ | |tbm=No | ||
+ | |bmi1=Yes | ||
+ | |bmi2=Yes | ||
+ | |fma3=Yes | ||
+ | |fma4=No | ||
+ | |aes=Yes | ||
+ | |rdrand=Yes | ||
+ | |sha=Yes | ||
+ | |xop=No | ||
+ | |adx=Yes | ||
+ | |clmul=Yes | ||
+ | |f16c=Yes | ||
+ | |tbt1=No | ||
+ | |tbt2=No | ||
+ | |tbmt3=No | ||
+ | |bpt=No | ||
+ | |eist=No | ||
+ | |sst=No | ||
+ | |flex=No | ||
+ | |fastmem=No | ||
+ | |ivmd=No | ||
+ | |intelnodecontroller=No | ||
+ | |intelnode=No | ||
+ | |kpt=No | ||
+ | |ptt=No | ||
+ | |intelrunsure=No | ||
+ | |mbe=No | ||
+ | |isrt=No | ||
+ | |sba=No | ||
+ | |mwt=No | ||
+ | |sipp=No | ||
+ | |att=No | ||
+ | |ipt=No | ||
+ | |tsx=No | ||
+ | |txt=No | ||
+ | |ht=No | ||
+ | |vpro=No | ||
+ | |vtx=No | ||
+ | |vtd=No | ||
+ | |ept=No | ||
+ | |mpx=No | ||
+ | |sgx=No | ||
+ | |securekey=No | ||
+ | |osguard=No | ||
+ | |intqat=No | ||
+ | |3dnow=No | ||
+ | |e3dnow=No | ||
+ | |smartmp=No | ||
+ | |powernow=No | ||
+ | |amdvi=Yes | ||
+ | |amdv=Yes | ||
+ | |amdsme=No | ||
+ | |amdtsme=No | ||
+ | |amdsev=No | ||
+ | |rvi=No | ||
+ | |smt=Yes | ||
+ | |sensemi=Yes | ||
+ | |xfr=No | ||
+ | |mxfr=No | ||
+ | |amdpb=No | ||
+ | |amdpb2=No | ||
+ | }} | ||
+ | |||
+ | == Die == | ||
+ | {{further|amd/microarchitectures/zen+#Die|l1=Zen+ § Die}} | ||
+ | * [[14 nm process]] | ||
+ | * 4,940,000,000 transistors | ||
+ | * 209.78 mm² die size | ||
+ | |||
+ | |||
+ | : [[File:raven ridge die.png|650px]] | ||
+ | |||
+ | |||
+ | : [[File:raven ridge die (annotated).png|650px]] |
Revision as of 16:51, 20 November 2019
Edit Values | |
Athlon 3000G | |
General Info | |
Designer | AMD |
Manufacturer | GlobalFoundries |
Model Number | 3000G |
Part Number | YD3000C6M2OFH, YD3000C6FHBOX, YD3000C6FHMPK |
Market | Desktop |
Introduction | November 7, 2019 (announced) November 20, 2019 (launched) |
Shop | Amazon |
General Specs | |
Family | Athlon |
Series | 3000 |
Frequency | 3,500 MHz |
Bus type | PCIe 3.0 |
Clock multiplier | 35 |
Microarchitecture | |
ISA | x86-64 (x86) |
Microarchitecture | Zen+ |
Core Name | Picasso |
Process | 12 nm |
Transistors | 4,940,000,000 |
Technology | CMOS |
Die | 209.78 mm² |
Word Size | 64 bit |
Cores | 2 |
Threads | 4 |
Max Memory | 64 GiB |
Multiprocessing | |
Max SMP | 1-Way (Uniprocessor) |
Electrical | |
TDP | 35 W |
cTDP down | 25 W |
OP Temperature | 0° C – 95 °C |
Packaging | |
Package | OPGA-1331 |
Package Type | Organic Micro Pin Grid Array |
Dimension | 40 mm × 40 mm |
Pitch | 1 mm |
Contacts | 1331 |
Socket | Socket AM4 |
Ryzen 3 3000G is a 64-bit dual-core entry-level x86 desktop microprocessor introduced by AMD in late 2019. This processor is based on AMD's Zen+ microarchitecture and is fabricated on a 12 nm process. The 3000G operates at a base frequency of 3.5 GHz and with a TDP of 35 W. This APU supports up to 64 GiB of dual-channel DDR4-2667 memory and incorporates Radeon Vega 3 Graphics operating at up to 1.1 GHz.
This model supports a configurable TDP-down of 25.
Cache
- Main article: Zen+ § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
Memory controller
Integrated Memory Controller
|
||||||||||||
|
Expansions
The 3000G includes 20 PCIe lanes - 16 for a discrete graphics processor and 4 for storage (NVMe or 2 ports SATA Express).
Expansion Options
|
||||||||||||||||||||||
|
Graphics
Integrated Graphics Information
|
||||||||||||||||||||||||||||||||
|
[Edit] Zen with Radeon Vega Hardware Accelerated Video Capabilities | |||||
---|---|---|---|---|---|
Codec | Encode | Decode | |||
Max FPS | @1080p | @1440p | @2160p | @1080p 4:2:0 | @2160p 4:2:0 |
MPEG-2 (H.262) | 60 FPS | N/A | |||
VC-1 | |||||
VP9 8bpc | 240 FPS | 60 FPS | |||
VP9 10bpc | |||||
MPEG-4 AVC (H.264) 8bpc | 120 FPS | 60 FPS | 30 FPS | ||
MPEG-4 AVC (H.264) 10bpc | |||||
HEVC (H.265) 8bpc | 120 FPS | 60 FPS | 30 FPS | ||
HEVC (H.265) 10bpc | |||||
JPEG/MJPEG 8bpc |
Features
[Edit/Modify Supported Features]
Supported x86 Extensions & Processor Features
|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
Die
- Further information: Zen+ § Die
- 14 nm process
- 4,940,000,000 transistors
- 209.78 mm² die size
Facts about "Athlon 3000G - AMD"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Athlon 3000G - AMD#io + |
base frequency | 3,500 MHz (3.5 GHz, 3,500,000 kHz) + |
bus type | PCIe 3.0 + |
clock multiplier | 35 + |
core count | 2 + |
core name | Picasso + |
designer | AMD + |
die area | 209.78 mm² (0.325 in², 2.098 cm², 209,780,000 µm²) + |
family | Athlon + |
first announced | November 7, 2019 + |
first launched | November 20, 2019 + |
full page name | amd/athlon/3000g + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has amd amd-v technology | true + |
has amd amd-vi technology | true + |
has amd sensemi technology | true + |
has ecc memory support | true + |
has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension + and SenseMI Technology + |
has simultaneous multithreading | true + |
has x86 advanced encryption standard instruction set extension | true + |
instance of | microprocessor + |
integrated gpu | Radeon Vega 3 + |
integrated gpu designer | AMD + |
integrated gpu execution units | 3 + |
integrated gpu max frequency | 1,100 MHz (1.1 GHz, 1,100,000 KHz) + |
isa | x86-64 + |
isa family | x86 + |
l1$ size | 192 KiB (196,608 B, 0.188 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l1i$ description | 4-way set associative + |
l1i$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l2$ description | 8-way set associative + |
l2$ size | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + |
l3$ size | 4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) + |
ldate | November 20, 2019 + |
manufacturer | GlobalFoundries + |
market segment | Desktop + |
max cpu count | 1 + |
max memory | 65,536 MiB (67,108,864 KiB, 68,719,476,736 B, 64 GiB, 0.0625 TiB) + |
max memory bandwidth | 47.68 GiB/s (48,824.32 MiB/s, 51.196 GB/s, 51,196.01 MB/s, 0.0466 TiB/s, 0.0512 TB/s) + |
max memory channels | 2 + |
max operating temperature | 95 °C + |
max pcie lanes | 20 + |
microarchitecture | Zen+ + |
min operating temperature | 0° C + |
model number | 3000G + |
name | Athlon 3000G + |
package | OPGA-1331 + |
part number | YD3000C6M2OFH +, YD3000C6FHBOX + and YD3000C6FHMPK + |
process | 12 nm (0.012 μm, 1.2e-5 mm) + |
series | 3000 + |
smp max ways | 1 + |
socket | Socket AM4 + |
supported memory type | DDR4-3200 + |
tdp | 35 W (35,000 mW, 0.0469 hp, 0.035 kW) + |
tdp down | 25 W (25,000 mW, 0.0335 hp, 0.025 kW) + |
technology | CMOS + |
thread count | 4 + |
transistor count | 4,940,000,000 + |
word size | 64 bit (8 octets, 16 nibbles) + |