From WikiChip
Difference between revisions of "arm holdings/microarchitectures/cortex-a17"
(→MediaTek MT6595) |
|||
Line 23: | Line 23: | ||
* TSMC [[28 nm process]] | * TSMC [[28 nm process]] | ||
* 89 mm² die size | * 89 mm² die size | ||
− | * Quad-core {{ | + | * Quad-core {{\\|Cortex-A7}} |
** ~0.48 mm² per core | ** ~0.48 mm² per core | ||
− | * Quad-core | + | * Quad-core Cortex-A17 + 2 MiB L2 |
** ~1.93 mm² per core | ** ~1.93 mm² per core | ||
** ~3.93 mm² for 2 MiB L2 | ** ~3.93 mm² for 2 MiB L2 |
Revision as of 12:43, 29 December 2018
Edit Values | |
Cortex-A17 µarch | |
General Info | |
Arch Type | CPU |
Designer | ARM Holdings |
Manufacturer | TSMC |
Introduction | February 11, 2014 |
Succession | |
Cortex-A17 is the successor to the Cortex-A12, a mid-range performance ARM microarchitecture designed by ARM Holdings for the mobile market. This microarchitecture is designed as a synthesizable IP core and is sold to other semiconductor companies to be implemented in their own chips. The Cortex-A17 was designed to be paired with the low-power Cortex-A7 in a big.LITTLE configuration.
Contents
Architecture
Key changes from Cortex-A12
This section is empty; you can help add the missing info by editing this page. |
Block Diagram
This section is empty; you can help add the missing info by editing this page. |
Memory Hierarchy
This section is empty; you can help add the missing info by editing this page. |
Die
MediaTek MT6595
- TSMC 28 nm process
- 89 mm² die size
- Quad-core Cortex-A7
- ~0.48 mm² per core
- Quad-core Cortex-A17 + 2 MiB L2
- ~1.93 mm² per core
- ~3.93 mm² for 2 MiB L2
(small quad-core is unlabeled below the big core cluster)
Facts about "Cortex-A17 - Microarchitectures - ARM"
codename | Cortex-A17 + |
designer | ARM Holdings + |
first launched | February 11, 2014 + |
full page name | arm holdings/microarchitectures/cortex-a17 + |
instance of | microarchitecture + |
manufacturer | TSMC + |
microarchitecture type | CPU + |
name | Cortex-A17 + |