From WikiChip
Difference between revisions of "mediatek/mt65xx/mt6595"
< mediatek

Line 29: Line 29:
 
}}
 
}}
 
'''MT6595''' is a mid-range octa-core [[ARM]] [[LTE]] SoC designed by [[MediaTek]] and introduced in early 2014. This chip, which is fabricated on TSMC's [[28 nm process]], features four [[big core|big]] {{armh|Cortex-A17|l=arch}} cores operating at up to 2.5 GHz and four [[little core|little]] {{armh|Cortex-A7|l=arch}} cores operating at up to 1.7 GHz. The MT6595 incorporates an PowerVR G6200 GPU operating at up to 600 MHz and supports up to dual-channel LPDDR3-1866 memory.
 
'''MT6595''' is a mid-range octa-core [[ARM]] [[LTE]] SoC designed by [[MediaTek]] and introduced in early 2014. This chip, which is fabricated on TSMC's [[28 nm process]], features four [[big core|big]] {{armh|Cortex-A17|l=arch}} cores operating at up to 2.5 GHz and four [[little core|little]] {{armh|Cortex-A7|l=arch}} cores operating at up to 1.7 GHz. The MT6595 incorporates an PowerVR G6200 GPU operating at up to 600 MHz and supports up to dual-channel LPDDR3-1866 memory.
 +
 +
== Graphics ==
 +
{{integrated graphics
 +
| gpu                = PowerVR G6200
 +
| device id          =
 +
| designer            = Imagination Technologies
 +
| execution units    =
 +
| max displays        =
 +
| max memory          =
 +
| frequency          = 600 MHz
 +
 +
| output dsi          = Yes
 +
 +
| max res dsi        = 2560x1600
 +
 +
| direct3d ver        = 10.0
 +
| opencl ver          = 1.2
 +
| opengl ver          = 3.2
 +
| opengl es ver      = 3.1
 +
| vulkan ver          = 1.0
 +
}}
 +
 +
* Encoding H.265
 +
* Playback H.264,  H.265 / HEVC,  VP-9
 +
 +
== Connectivity ==
 +
* UE Cat-4
 +
* EDGE,  FDD / TDD LTE,  HSPA +,  TD-SCDMA
 +
* Bluetooth
 +
* Wi-Fi
 +
** a/b/g/n/ac
 +
 +
== Location ==
 +
* GNSS
 +
** GPS, Glonass, Beidou, Galileo
  
 
== Die ==
 
== Die ==

Revision as of 12:25, 29 December 2018

Edit Values
MT6595
General Info
DesignerMediaTek,
ARM Holdings
ManufacturerTSMC
Model NumberMT6595
Part NumberMT6595
MarketMobile
IntroductionFebruray 11, 2014 (announced)
Februray 11, 2014 (launched)
General Specs
FamilyMT65xx
Frequency2,500 MHz, 1,700 MHz
Microarchitecture
ISAARMv7 (ARM)
MicroarchitectureCortex-A17, Cortex-A7
Core NameCortex-A17, Cortex-A7
Process28 nm
TechnologyCMOS
Die89 mm²
Word Size64 bit
Cores8
Threads8
Multiprocessing
Max SMP1-Way (Uniprocessor)

MT6595 is a mid-range octa-core ARM LTE SoC designed by MediaTek and introduced in early 2014. This chip, which is fabricated on TSMC's 28 nm process, features four big Cortex-A17 cores operating at up to 2.5 GHz and four little Cortex-A7 cores operating at up to 1.7 GHz. The MT6595 incorporates an PowerVR G6200 GPU operating at up to 600 MHz and supports up to dual-channel LPDDR3-1866 memory.

Graphics

[Edit/Modify IGP Info]

screen icon.svg
Integrated Graphics Information
GPUPowerVR G6200
DesignerImagination Technologies
Frequency600 MHz
0.6 GHz
600,000 KHz
OutputDSI
Max Resolution
DSI2560x1600
Standards
Direct3D10.0
OpenGL3.2
OpenCL1.2
OpenGL ES3.1
Vulkan1.0
  • Encoding H.265
  • Playback H.264, H.265 / HEVC, VP-9

Connectivity

  • UE Cat-4
  • EDGE, FDD / TDD LTE, HSPA +, TD-SCDMA
  • Bluetooth
  • Wi-Fi
    • a/b/g/n/ac

Location

  • GNSS
    • GPS, Glonass, Beidou, Galileo

Die

(small quad-core is unlabeled below the big core cluster)

mt6595 die shot.png
Retrieved from "https://en.wikichip.org/w/index.php?title=mediatek/mt65xx/mt6595&oldid=85322"
Facts about "MT6595 - MediaTek"
RDF feed
base frequency2,500 MHz (2.5 GHz, 2,500,000 kHz) + and 1,700 MHz (1.7 GHz, 1,700,000 kHz) +
core count8 +
core nameCortex-A17 + and Cortex-A7 +
designerMediaTek + and ARM Holdings +
die area89 mm² (0.138 in², 0.89 cm², 89,000,000 µm²) +
familyMT65xx +
first announcedNovember 2014 +
first launchedNovember 2014 +
full page namemediatek/mt65xx/mt6595 +
instance ofmicroprocessor +
isaARMv7 +
isa familyARM +
ldateNovember 2014 +
manufacturerTSMC +
market segmentMobile +
max cpu count1 +
microarchitectureCortex-A17 + and Cortex-A7 +
model numberMT6595 +
nameMT6595 +
part numberMT6595 +
process28 nm (0.028 μm, 2.8e-5 mm) +
smp max ways1 +
technologyCMOS +
thread count8 +
word size64 bit (8 octets, 16 nibbles) +