From WikiChip
Difference between revisions of "zhaoxin/kaixian/kx-u5580m"
Line 35: | Line 35: | ||
}} | }} | ||
'''KaiXian KX-U5580M''' is a {{arch|64}} [[octa-core]] [[x86]] microprocessor designed by [[Zhaoxin]] and introduced in late [[2017]] specifically for the [[Chinese]] market. This processor is fabricated on a [[28 nm process]] based on the {{zhaoxin|WuDaoKou|l=arch}} microarchitecture. The KX-U5580M operates at 1.8 GHz with a TDP of ? W and supports up to 64 GiB of dual-channel DDR4-2133 memory. The KX-U5580M also incorporates an integrated graphics processor. | '''KaiXian KX-U5580M''' is a {{arch|64}} [[octa-core]] [[x86]] microprocessor designed by [[Zhaoxin]] and introduced in late [[2017]] specifically for the [[Chinese]] market. This processor is fabricated on a [[28 nm process]] based on the {{zhaoxin|WuDaoKou|l=arch}} microarchitecture. The KX-U5580M operates at 1.8 GHz with a TDP of ? W and supports up to 64 GiB of dual-channel DDR4-2133 memory. The KX-U5580M also incorporates an integrated graphics processor. | ||
+ | |||
+ | |||
+ | {{unknown features}} | ||
+ | |||
+ | |||
+ | == Cache == | ||
+ | {{main|zhaoxin/microarchitectures/wudaokou#Memory_Hierarchy|l1=WuDaoKou § Cache}} | ||
+ | {{cache size | ||
+ | |l1 cache=512 KiB | ||
+ | |l1i cache=256 KiB | ||
+ | |l1i break=8x32 KiB | ||
+ | |l1i desc=8-way set associative | ||
+ | |l1d cache=256 KiB | ||
+ | |l1d break=8x32 KiB | ||
+ | |l1d desc=8-way set associative | ||
+ | |l2 cache=8 MiB | ||
+ | |l2 break=2x4 MiB | ||
+ | |l2 desc=32-way set associative | ||
+ | }} |
Revision as of 20:09, 20 January 2018
Edit Values | |
KaiXian KX-U5580M | |
![]() | |
KX-U5580M front | |
General Info | |
Designer | Zhaoxin |
Manufacturer | HLMC |
Model Number | KX-U5580M |
Part Number | KX-U5580M |
Market | Desktop, Mobile, Embedded |
Introduction | December 28, 2017 (announced) December 28, 2017 (launched) |
General Specs | |
Family | KaiXian |
Series | KX-5000 |
Frequency | 1,800 MHz |
Bus type | PCIe 3.0 |
Bus rate | 4 × 8 GT/s |
Microarchitecture | |
ISA | x86-64 (x86) |
Microarchitecture | WuDaoKou |
Process | 28 nm |
Transistors | 2,100,000,000 |
Technology | CMOS |
Die | 187 mm² |
Word Size | 64 bit |
Cores | 8 |
Threads | 8 |
Max Memory | 64 GiB |
Multiprocessing | |
Max SMP | 1-Way (Uniprocessor) |
Electrical | |
Tjunction | 0 °C – 90 °C |
KaiXian KX-U5580M is a 64-bit octa-core x86 microprocessor designed by Zhaoxin and introduced in late 2017 specifically for the Chinese market. This processor is fabricated on a 28 nm process based on the WuDaoKou microarchitecture. The KX-U5580M operates at 1.8 GHz with a TDP of ? W and supports up to 64 GiB of dual-channel DDR4-2133 memory. The KX-U5580M also incorporates an integrated graphics processor.
Cache
- Main article: WuDaoKou § Cache
![]() |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||
|
Facts about "KaiXian KX-U5580M - Zhaoxin"
base frequency | 1,800 MHz (1.8 GHz, 1,800,000 kHz) + |
bus links | 4 + |
bus rate | 8,000 MT/s (8 GT/s, 8,000,000 kT/s) + |
bus type | PCIe 3.0 + |
core count | 8 + |
designer | Zhaoxin + |
die area | 187 mm² (0.29 in², 1.87 cm², 187,000,000 µm²) + |
family | KaiXian + |
first announced | December 28, 2017 + |
first launched | December 28, 2017 + |
full page name | zhaoxin/kaixian/kx-u5580m + |
instance of | microprocessor + |
isa | x86-64 + |
isa family | x86 + |
l1$ size | 512 KiB (524,288 B, 0.5 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 256 KiB (262,144 B, 0.25 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 256 KiB (262,144 B, 0.25 MiB) + |
l2$ description | 32-way set associative + |
l2$ size | 8 MiB (8,192 KiB, 8,388,608 B, 0.00781 GiB) + |
ldate | December 28, 2017 + |
main image | ![]() |
main image caption | KX-U5580M front + |
manufacturer | HLMC + |
market segment | Desktop +, Mobile + and Embedded + |
max cpu count | 1 + |
max junction temperature | 363.15 K (90 °C, 194 °F, 653.67 °R) + |
max memory | 65,536 MiB (67,108,864 KiB, 68,719,476,736 B, 64 GiB, 0.0625 TiB) + |
microarchitecture | WuDaoKou + |
min junction temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
model number | KX-U5580M + |
name | KaiXian KX-U5580M + |
part number | KX-U5580M + |
process | 28 nm (0.028 μm, 2.8e-5 mm) + |
series | KX-5000 + |
smp max ways | 1 + |
technology | CMOS + |
thread count | 8 + |
transistor count | 2,100,000,000 + |
word size | 64 bit (8 octets, 16 nibbles) + |