Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "zhaoxin/microarchitectures/zhangjiang"
(Created page with "{{zhaoxin title|ZhangJiang}} {{microarchitecture |atype=CPU |name=WuDaoKou |designer=Zhaoxin |manufacturer=TSMC |introduction=2015 |process=28 nm |cores=2 |cores 2=4 |cores 3=...") |
|||
| Line 1: | Line 1: | ||
| − | {{zhaoxin title|ZhangJiang}} | + | {{zhaoxin title|ZhangJiang|arch}} |
{{microarchitecture | {{microarchitecture | ||
|atype=CPU | |atype=CPU | ||
Revision as of 01:49, 14 January 2018
| Edit Values | |
| WuDaoKou µarch | |
| General Info | |
| Arch Type | CPU |
| Designer | Zhaoxin |
| Manufacturer | TSMC |
| Introduction | 2015 |
| Process | 28 nm |
| Core Configs | 2, 4, 8 |
| Pipeline | |
| Type | Superscalar |
| OoOE | Yes |
| Speculative | Yes |
| Reg Renaming | Yes |
| Instructions | |
| ISA | x86-64 |
| Succession | |
ZhangJiang is the successor to Isaiah II, a 28 nm x86 microarchitecture designed by Zhaoxin for mainstream laptops, desktops, and servers.
Facts about "ZhangJiang - Microarchitectures - Zhaoxin"
| codename | ZhangJiang + |
| core count | 2 +, 4 + and 8 + |
| designer | Zhaoxin + |
| first launched | 2015 + |
| full page name | zhaoxin/microarchitectures/zhangjiang + |
| instance of | microarchitecture + |
| instruction set architecture | x86-64 + |
| manufacturer | TSMC + |
| microarchitecture type | CPU + |
| name | ZhangJiang + |
| process | 28 nm (0.028 μm, 2.8e-5 mm) + |