Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "loongson/godson 2/2c"
| Line 89: | Line 89: | ||
| socket 0 type = | | socket 0 type = | ||
}} | }} | ||
| − | '''Godson-2C''' is a {{arch|64}} [[MIPS]] performance processor developed by [[Institute of Computing Technology of the Chinese Academy of Sciences|ICT]] and later [[Loongson]] for desktop computers. Introduced in late [[2004]], the Godson-2C operates at up to 500 MHz consuming 3-5W. This chip was manufactured on [[SMICS]]' [[0.18 µm process]] and provides roughly three times the performance of {{\\|2B}}. | + | '''Godson-2C''' ('''龙芯2C''') is a {{arch|64}} [[MIPS]] performance processor developed by [[Institute of Computing Technology of the Chinese Academy of Sciences|ICT]] and later [[Loongson]] for desktop computers. Introduced in late [[2004]], the Godson-2C operates at up to 500 MHz consuming 3-5W. This chip was manufactured on [[SMICS]]' [[0.18 µm process]] and provides roughly three times the performance of {{\\|2B}}. |
Revision as of 14:08, 19 March 2017
Template:mpu Godson-2C (龙芯2C) is a 64-bit MIPS performance processor developed by ICT and later Loongson for desktop computers. Introduced in late 2004, the Godson-2C operates at up to 500 MHz consuming 3-5W. This chip was manufactured on SMICS' 0.18 µm process and provides roughly three times the performance of 2B.