From WikiChip
Difference between revisions of "intel/microarchitectures/alder lake"
< intel‎ | microarchitectures

(integer ALU throuthput)
(fixed)
 
Line 6: Line 6:
 
|manufacturer=Intel
 
|manufacturer=Intel
 
|introduction=2021
 
|introduction=2021
−
|process=intel 7 (10nm ESF)
+
|process=10 nm <!-- (10 nm ESF) -->
−
|cores=8P+8E
+
|process 2=Intel 7
−
|cores 2=6P+8E
+
|cores=16 <!-- 8P+8E -->
−
|cores 3=6P+0E
+
|cores 2=14 <!-- 6P+8E -->
−
|cores 4=2P+8E
+
|cores 3=10 <!-- 2P+8E -->
−
|processing elements=32 EU igpu
+
|cores 4=6 <!-- 6P+0E -->
−
|processing elements 2=96 EU igpu
+
|processing elements=8P/8E
 +
|processing elements 2=6P/8E
 +
|processing elements 3=2P/8E
 +
|processing elements 4=6P/0E
 +
|processing elements 5=32 EU iGPU
 +
|processing elements 6=96 EU iGPU
 
|oooe=Yes
 
|oooe=Yes
 
|speculative=Yes
 
|speculative=Yes
Line 20: Line 25:
 
|extension 2=AVX
 
|extension 2=AVX
 
|extension 3=AVX2
 
|extension 3=AVX2
−
|extension 4=AVX-512 (needs BIOS support and no E core)
+
|extension 4=AVX-512 <!-- (needs BIOS support and no E core) -->
 
|l1i=32 KB
 
|l1i=32 KB
 
|l1i per=core
 
|l1i per=core
Line 30: Line 35:
 
|l2 per=core
 
|l2 per=core
 
|l3=up to 30 MB
 
|l3=up to 30 MB
−
|core name=[[::intel/microarchitectures/golden_cove|Golden Cove]]
+
|core name={{intel|Golden Cove|l=arch}} (P) <!-- [[::intel/microarchitectures/golden_cove|Golden Cove]] -->
−
|core name 2=[[::intel/microarchitectures/gracemont|Gracemont]]
+
|core name 2={{intel|Gracemont|l=arch}} (E) <!-- [[::intel/microarchitectures/gracemont|Gracemont]] -->
 
|predecessor=Tiger Lake
 
|predecessor=Tiger Lake
 
|predecessor link=intel/microarchitectures/tiger lake
 
|predecessor link=intel/microarchitectures/tiger lake
Line 43: Line 48:
 
|successor 2 link=intel/microarchitectures/meteor lake
 
|successor 2 link=intel/microarchitectures/meteor lake
 
}}
 
}}
 +
 
'''Alder Lake''' ('''ADL''') is [[Intel]]'s successor to both {{\\|Tiger Lake}} and {{\\|Rocket Lake}}, an [[Intel 7]]-process based [[microarchitecture]] for mainstream workstations, desktops, and mobile devices. Alder Lake is Intel's first [[10-nanometer]]-class proper successor to all prior generation of processors - spanning from ultra-low power to desktop and workstations. The microarchitecture was developed by Intel's R&D center in [[wikipedia:Haifa, Israel|Haifa, Israel]].
 
'''Alder Lake''' ('''ADL''') is [[Intel]]'s successor to both {{\\|Tiger Lake}} and {{\\|Rocket Lake}}, an [[Intel 7]]-process based [[microarchitecture]] for mainstream workstations, desktops, and mobile devices. Alder Lake is Intel's first [[10-nanometer]]-class proper successor to all prior generation of processors - spanning from ultra-low power to desktop and workstations. The microarchitecture was developed by Intel's R&D center in [[wikipedia:Haifa, Israel|Haifa, Israel]].
  
Line 78: Line 84:
  
 
== Process Technology==
 
== Process Technology==
−
Intel is planning Alder Lake to be built on an improved Intel 7 node (previously 10nm Enhanced SuperFin (ESF)). This will be the case for both the powerful Golden Cove cores, and Gracemont cores.
+
Intel is planning Alder Lake to be built on an improved Intel 7 node (previously [[10 nm]] Enhanced SuperFin (ESF)). This will be the case for both the powerful Golden Cove cores, and Gracemont cores.
  
 
== Compiler support ==
 
== Compiler support ==
Line 114: Line 120:
 
=== Key changes from {{\\|Tiger Lake}}===
 
=== Key changes from {{\\|Tiger Lake}}===
 
* Core
 
* Core
−
** Hybrid Golden Cove (performance core) & Gracemont (efficiency core) microarchitecture
+
** Hybrid {{intel|Golden Cove|l=arch}} (Performance core) & {{intel|Gracemont|l=arch}} (Efficiency core) microarchitecture
−
** Higher IPC(Intel self-reported 19% IPC)
+
** Higher IPC ([[Intel]] self-reported 19% IPC)
 
*** Some common integer ALU ops (CMP,TEST,AND,OR,XOR,LEA) increased throughput by 1 insn/cycle
 
*** Some common integer ALU ops (CMP,TEST,AND,OR,XOR,LEA) increased throughput by 1 insn/cycle
 
*** Vector floating point addition/subtraction latency decreased from 4 to 2 cycles
 
*** Vector floating point addition/subtraction latency decreased from 4 to 2 cycles
Line 139: Line 145:
 
! Name !! CPU Configuration !! GPU !! Dimensions !! Area
 
! Name !! CPU Configuration !! GPU !! Dimensions !! Area
 
|-
 
|-
−
| rowspan="2" | ADL-S || 8P + 8E || rowspan="2" | 32 EU || 10.5 mm x 20.5 mm || 215.25 mm²
+
| rowspan="2" | ADL-S || 8P + 8E || rowspan="2" | 32 EU || 10.5 mm x 20.5 mm || 215.25 mm²  
 
|-
 
|-
−
| 6P + 0E || 10.5 mm x 15.5 mm || 162.75 mm²
+
| 6P + 0E || 10.5 mm x 15.5 mm || 162.75 mm²  
 
|-
 
|-
−
| ADL-P || 6P + 8E || rowspan="2" | 96 EU
+
| ADL-P || 6P + 8E || rowspan="2" | 96 EU ||  ||
 
|-
 
|-
−
| ADL-M || 2P + 8E
+
| ADL-M || 2P + 8E ||  ||
 
|}
 
|}
  

Latest revision as of 01:17, 17 December 2024

Edit Values
Alder Lake µarch
General Info
Arch TypeCPU
DesignerIntel
ManufacturerIntel
Introduction2021
Process10 nm, Intel 7
Core Configs16, 14, 10, 6
PE Configs8P/8E, 6P/8E, 2P/8E, 6P/0E, 32 EU iGPU, 96 EU iGPU
Pipeline
OoOEYes
SpeculativeYes
Reg RenamingYes
Instructions
ISAx86-64
ExtensionsMMX, AVX, AVX2, AVX-512
Cache
L1I Cache32 KB/core
L1D Cache48 KB (P) / 64 KB (E)/core
L1 Cache80 KB (P) / 96 KB (E)/core
L2 Cache1.25 MB (P) / 2MB (4E)/core
L3 Cacheup to 30 MB
Cores
Core NamesGolden Cove (P),
Gracemont (E)
Succession

Alder Lake (ADL) is Intel's successor to both Tiger Lake and Rocket Lake, an Intel 7-process based microarchitecture for mainstream workstations, desktops, and mobile devices. Alder Lake is Intel's first 10-nanometer-class proper successor to all prior generation of processors - spanning from ultra-low power to desktop and workstations. The microarchitecture was developed by Intel's R&D center in Haifa, Israel.

For desktop and mobile, Alder Lake is branded as 12th Generation Intel Core i3, Core i5, Core i7, and Core i9 processors.

Codenames[edit]

Core Abbrev Platform Target
Alder Lake M ADL-M Light notebooks, 2-in-1s detachable, tablets, conference room, computer sticks, etc.
Alder Lake P ADL-P Ultimate mobile performance, mobile workstations, portable All-in-Ones (AiOs), Minis
Alder Lake S ADL-S Desktop performance to value, AiOs, and minis

Brands[edit]

Intel released Alder Lake under 3 main brand families for mainstream workstations, desktops, and mobile.

Logo Family General Description Differentiating Features
Cores HT AVX AVX2 TBT TBMT
core i3 logo (2020).png Core i3 Low-end Performance 4 (4+0) ✔ ✔ ✔ ✔ ✘
core i5 logo (2020).png Core i5 Mid-range Performance 10 (6+4)
6 (6+0) 		✔ ✔ ✔ ✔ ✘
core i7 logo (2020).png Core i7 High-end Performance 12 (8+4) ✔ ✔ ✔ ✔ ✔
core i9 logo (2020).png Core i9 Extreme Performance 16 (8+8) ✔ ✔ ✔ ✔ ✔

Process Technology[edit]

Intel is planning Alder Lake to be built on an improved Intel 7 node (previously 10 nm Enhanced SuperFin (ESF)). This will be the case for both the powerful Golden Cove cores, and Gracemont cores.

Compiler support[edit]

Compiler Arch-Specific Arch-Favorable
ICC -march=alderlake -mtune=alderlake
GCC -march=alderlake -mtune=alderlake
LLVM -march=alderlake -mtune=alderlake
Visual Studio /arch:AVX2 /tune:alderlake

CPUID[edit]

Core Extended
Family 		Family Extended
Model 		Model
S 0 0x6 0x9 0x7
Family 6 Model 151
P 0 0x6 0x9 0xA
Family 6 Model 154

History[edit]

In January 2021 Intel teased Alder Lake in their CES 2021 speech. On the July 26th's Intel Accelerated webcast, CEO Pat Gelsinger hinted at the Alder Lake lineup being released at a future event called "Intel Innovation" which aired between October 27-28th.

Architecture[edit]

Key changes from Tiger Lake[edit]

  • Core
    • Hybrid Golden Cove (Performance core) & Gracemont (Efficiency core) microarchitecture
    • Higher IPC (Intel self-reported 19% IPC)
      • Some common integer ALU ops (CMP,TEST,AND,OR,XOR,LEA) increased throughput by 1 insn/cycle
      • Vector floating point addition/subtraction latency decreased from 4 to 2 cycles
      • [V]PCLMULQDQ latency decreased from 8/6 to 3 cycles
    • Intel 7 node
  • Memory
    • Support for DDR5
    • Speeds of at least 4800MHz, up to 5600MHz
  • Improved power delivery system

Overview[edit]

Alder Lake departs from all prior Intel SoCs by featuring the company's first mainstream implementation of a single-ISA heterogeneous multi-core microarchitecture. While not the first (Lakefield was), Alder Lake is the first to target all market segments from mobile to desktop and workstation. The overall microarchitecture builds on its predecessor, Tigerlake but expends on its by integrating two vastly different types of cores - up to eight big cores based on the Golden Cove microarchitecture and up to eight small cores based on the Gracemont microarchitecture. The big cores are designed to push single-thread performance while the small cores are designed to push multi-thread power efficiency. By finely orchestrating thread scheduling based on performance demand, Alder Lake is able to provide both higher multi-threading performance-efficiency and better single-thread performance.

SoC design[edit]

New text document.svg This section is empty; you can help add the missing info by editing this page.

Die[edit]

Alder Lake comes in four die variants depending on the market segment.

Die
Name CPU Configuration GPU Dimensions Area
ADL-S 8P + 8E 32 EU 10.5 mm x 20.5 mm 215.25 mm²
6P + 0E 10.5 mm x 15.5 mm 162.75 mm²
ADL-P 6P + 8E 96 EU
ADL-M 2P + 8E

ADL-S (8P+8E)[edit]

  • 8 performance cores + 8 efficiency cores
  • 32 EU gpu (256 shaders)
  • Intel 7 process
  • 10.5 mm x 20.5 mm
    • 215.25 mm² die size


alder lake die 2.png


alder lake die.png

ADL-S (6P+0E)[edit]

  • 6 performance cores, no efficiency cores
  • 32 EU gpu (256 shaders)
  • Intel 7 process
  • 10.5 mm x 15.5 mm
    • 162.75 mm² die size

Additional Shots[edit]

alder lake partial wafer shot.jpg

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/microarchitectures/alder_lake&oldid=102738"
Facts about "Alder Lake - Microarchitectures - Intel"
RDF feed
codenameAlder Lake +
core count16 +, 14 +, 10 + and 6 +
designerIntel +
first launched2021 +
full page nameintel/microarchitectures/alder lake +
instance ofmicroarchitecture +
instruction set architecturex86-64 +
manufacturerIntel +
microarchitecture typeCPU +
nameAlder Lake +
process10 nm (0.01 μm, 1.0e-5 mm) +
processing element count8P/8E +, 6P/8E +, 2P/8E +, 6P/0E +, 32 EU iGPU + and 96 EU iGPU +