From WikiChip
Difference between revisions of "intel/microarchitectures/alder lake"
< intel‎ | microarchitectures

(integer ALU throuthput)
 
(6 intermediate revisions by 5 users not shown)
Line 68: Line 68:
 
! Cores !! {{intel|Hyper-Threading|HT}} !! {{x86|AVX}} !! {{x86|AVX2}} !! {{intel|Turbo Boost|TBT}} !! {{intel|Turbo Boost Max|TBMT}}
 
! Cores !! {{intel|Hyper-Threading|HT}} !! {{x86|AVX}} !! {{x86|AVX2}} !! {{intel|Turbo Boost|TBT}} !! {{intel|Turbo Boost Max|TBMT}}
 
|-
 
|-
−
| [[File:core i5 logo (2020).png|50px|link=intel/core_i5]] || {{intel|Core i5}} || style="text-align: left;" | Mid-range Performance || [[10 cores|10]] (6+4) || {{tchk|yes}} || {{tchk|yes}} || {{tchk|yes}} || {{tchk|yes}} || {{tchk|no}}
+
| [[File:core i3 logo (2020).png|50px|link=intel/core_i3]] || {{intel|Core i3}} || style="text-align: left;" | Low-end Performance || [[4 cores|4]] (4+0) || {{tchk|yes}} || {{tchk|yes}} || {{tchk|yes}} || {{tchk|yes}} || {{tchk|no}}
 +
|-
 +
| [[File:core i5 logo (2020).png|50px|link=intel/core_i5]] || {{intel|Core i5}} || style="text-align: left;" | Mid-range Performance || [[10 cores|10]] (6+4)<br> [[6 cores|6]] (6+0) || {{tchk|yes}} || {{tchk|yes}} || {{tchk|yes}} || {{tchk|yes}} || {{tchk|no}}
 
|-
 
|-
 
| [[File:core i7 logo (2020).png|50px|link=intel/core_i7]] || {{intel|Core i7}} || style="text-align: left;" | High-end Performance || [[12 cores|12]] (8+4) || {{tchk|yes}} || {{tchk|yes}} || {{tchk|yes}} || {{tchk|yes}} || {{tchk|yes}}
 
| [[File:core i7 logo (2020).png|50px|link=intel/core_i7]] || {{intel|Core i7}} || style="text-align: left;" | High-end Performance || [[12 cores|12]] (8+4) || {{tchk|yes}} || {{tchk|yes}} || {{tchk|yes}} || {{tchk|yes}} || {{tchk|yes}}
Line 96: Line 98:
 
! Core !! Extended<br>Family !! Family !! Extended<br>Model !! Model
 
! Core !! Extended<br>Family !! Family !! Extended<br>Model !! Model
 
|-
 
|-
−
| rowspan="2" | {{intel|Alder Lake P|P|l=core}} || 0 || 0x6 || 0x9 || 0x7
+
| rowspan="2" | {{intel|Alder Lake S|S|l=core}} || 0 || 0x6 || 0x9 || 0x7
 
|-
 
|-
 
| colspan="4" | Family 6 Model 151
 
| colspan="4" | Family 6 Model 151
 
|-
 
|-
−
| rowspan="2" | {{intel|Alder Lake S|S|l=core}} || 0 || 0x6 || 0x9 || 0xA
+
| rowspan="2" | {{intel|Alder Lake P|P|l=core}} || 0 || 0x6 || 0x9 || 0xA
 
|-
 
|-
 
| colspan="4" | Family 6 Model 154
 
| colspan="4" | Family 6 Model 154
Line 114: Line 116:
 
** Hybrid Golden Cove (performance core) & Gracemont (efficiency core) microarchitecture
 
** Hybrid Golden Cove (performance core) & Gracemont (efficiency core) microarchitecture
 
** Higher IPC(Intel self-reported 19% IPC)
 
** Higher IPC(Intel self-reported 19% IPC)
 +
*** Some common integer ALU ops (CMP,TEST,AND,OR,XOR,LEA) increased throughput by 1 insn/cycle
 +
*** Vector floating point addition/subtraction latency decreased from 4 to 2 cycles
 +
*** [V]PCLMULQDQ latency decreased from 8/6 to 3 cycles
 
** Intel 7 node
 
** Intel 7 node
 
* Memory
 
* Memory
Line 121: Line 126:
  
 
== Overview ==  
 
== Overview ==  
−
Alder Lake departs from all prior Intel SoCs by featuring the company's first mainstream implementation of a single-ISA heterogeneous multi-core microarchitecture. While not the first ({{\\|Lakefield}} was), Alder Lake is the first to target all market segments from mobile to desktop and workstation. The overall microarchitecture builds on its its predecessor, {{\\|Tigerlake}} but expends on its by integrating two vastly different types of cores - up to eight [[big cores]] based on the {{\\|Golden Cove}} microarchitecture and up to eight [[small cores]] based on the {{\\|Gracemont}} microarchitecture. The big cores are designed to push single-thread performance while the small cores are designed to push multi-thread power efficiency. By finely orchestrating thread scheduling based on performance demand, Alder Lake is able to provide both higher multi-threading performance-efficiency and better single-thread performance.
+
Alder Lake departs from all prior Intel SoCs by featuring the company's first mainstream implementation of a single-ISA heterogeneous multi-core microarchitecture. While not the first ({{\\|Lakefield}} was), Alder Lake is the first to target all market segments from mobile to desktop and workstation. The overall microarchitecture builds on its predecessor, {{\\|Tigerlake}} but expends on its by integrating two vastly different types of cores - up to eight [[big cores]] based on the {{\\|Golden Cove}} microarchitecture and up to eight [[small cores]] based on the {{\\|Gracemont}} microarchitecture. The big cores are designed to push single-thread performance while the small cores are designed to push multi-thread power efficiency. By finely orchestrating thread scheduling based on performance demand, Alder Lake is able to provide both higher multi-threading performance-efficiency and better single-thread performance.
  
 
=== SoC design ===
 
=== SoC design ===
Line 130: Line 135:
  
 
{| class="wikitable"
 
{| class="wikitable"
−
! colspan="4" | Die
+
! colspan="5" | Die
 
|-
 
|-
−
! Name !! Configuration !! Dimensions !! Area
+
! Name !! CPU Configuration !! GPU !! Dimensions !! Area
 
|-
 
|-
−
| rowspan="2" | ADL-S || 8P + 8E || 10.5 mm x 20.5 mm || 215.25 mm²
+
| rowspan="2" | ADL-S || 8P + 8E || rowspan="2" | 32 EU || 10.5 mm x 20.5 mm || 215.25 mm²
 
|-
 
|-
 
| 6P + 0E || 10.5 mm x 15.5 mm || 162.75 mm²
 
| 6P + 0E || 10.5 mm x 15.5 mm || 162.75 mm²
 
|-
 
|-
−
| ADL-P || 6P + 8E
+
| ADL-P || 6P + 8E || rowspan="2" | 96 EU
 
|-
 
|-
 
| ADL-M || 2P + 8E
 
| ADL-M || 2P + 8E
Line 145: Line 150:
 
=== ADL-S (8P+8E) ===
 
=== ADL-S (8P+8E) ===
 
* 8 performance cores + 8 efficiency cores
 
* 8 performance cores + 8 efficiency cores
 +
* 32 EU gpu (256 shaders)
 
* [[Intel 7]] process
 
* [[Intel 7]] process
 
* 10.5 mm x 20.5 mm
 
* 10.5 mm x 20.5 mm
Line 157: Line 163:
 
=== ADL-S (6P+0E) ===
 
=== ADL-S (6P+0E) ===
 
* 6 performance cores, no efficiency cores
 
* 6 performance cores, no efficiency cores
 +
* 32 EU gpu (256 shaders)
 
* [[Intel 7]] process
 
* [[Intel 7]] process
 
* 10.5 mm x 15.5 mm
 
* 10.5 mm x 15.5 mm

Latest revision as of 09:38, 3 August 2023

Edit Values
Alder Lake µarch
General Info
Arch TypeCPU
DesignerIntel
ManufacturerIntel
Introduction2021
Processintel 7 (10nm ESF)
Core Configs
"P+8E" can not be assigned to a declared number type with value 8.
8P+8E,
"P+8E" can not be assigned to a declared number type with value 6.
6P+8E,
"P+0E" can not be assigned to a declared number type with value 6.
6P+0E,
"P+8E" can not be assigned to a declared number type with value 2.
2P+8E
PE Configs32 EU igpu, 96 EU igpu
Pipeline
OoOEYes
SpeculativeYes
Reg RenamingYes
Instructions
ISAx86-64
ExtensionsMMX, AVX, AVX2, AVX-512 (needs BIOS support and no E core)
Cache
L1I Cache32 KB/core
L1D Cache48 KB (P) / 64 KB (E)/core
L1 Cache80 KB (P) / 96 KB (E)/core
L2 Cache1.25 MB (P) / 2MB (4E)/core
L3 Cacheup to 30 MB
Cores
Core NamesGolden Cove,
Gracemont
Succession

Alder Lake (ADL) is Intel's successor to both Tiger Lake and Rocket Lake, an Intel 7-process based microarchitecture for mainstream workstations, desktops, and mobile devices. Alder Lake is Intel's first 10-nanometer-class proper successor to all prior generation of processors - spanning from ultra-low power to desktop and workstations. The microarchitecture was developed by Intel's R&D center in Haifa, Israel.

For desktop and mobile, Alder Lake is branded as 12th Generation Intel Core i3, Core i5, Core i7, and Core i9 processors.

Codenames[edit]

Core Abbrev Platform Target
Alder Lake M ADL-M Light notebooks, 2-in-1s detachable, tablets, conference room, computer sticks, etc.
Alder Lake P ADL-P Ultimate mobile performance, mobile workstations, portable All-in-Ones (AiOs), Minis
Alder Lake S ADL-S Desktop performance to value, AiOs, and minis

Brands[edit]

Intel released Alder Lake under 3 main brand families for mainstream workstations, desktops, and mobile.

Logo Family General Description Differentiating Features
Cores HT AVX AVX2 TBT TBMT
core i3 logo (2020).png Core i3 Low-end Performance 4 (4+0) ✔ ✔ ✔ ✔ ✘
core i5 logo (2020).png Core i5 Mid-range Performance 10 (6+4)
6 (6+0) 		✔ ✔ ✔ ✔ ✘
core i7 logo (2020).png Core i7 High-end Performance 12 (8+4) ✔ ✔ ✔ ✔ ✔
core i9 logo (2020).png Core i9 Extreme Performance 16 (8+8) ✔ ✔ ✔ ✔ ✔

Process Technology[edit]

Intel is planning Alder Lake to be built on an improved Intel 7 node (previously 10nm Enhanced SuperFin (ESF)). This will be the case for both the powerful Golden Cove cores, and Gracemont cores.

Compiler support[edit]

Compiler Arch-Specific Arch-Favorable
ICC -march=alderlake -mtune=alderlake
GCC -march=alderlake -mtune=alderlake
LLVM -march=alderlake -mtune=alderlake
Visual Studio /arch:AVX2 /tune:alderlake

CPUID[edit]

Core Extended
Family 		Family Extended
Model 		Model
S 0 0x6 0x9 0x7
Family 6 Model 151
P 0 0x6 0x9 0xA
Family 6 Model 154

History[edit]

In January 2021 Intel teased Alder Lake in their CES 2021 speech. On the July 26th's Intel Accelerated webcast, CEO Pat Gelsinger hinted at the Alder Lake lineup being released at a future event called "Intel Innovation" which aired between October 27-28th.

Architecture[edit]

Key changes from Tiger Lake[edit]

  • Core
    • Hybrid Golden Cove (performance core) & Gracemont (efficiency core) microarchitecture
    • Higher IPC(Intel self-reported 19% IPC)
      • Some common integer ALU ops (CMP,TEST,AND,OR,XOR,LEA) increased throughput by 1 insn/cycle
      • Vector floating point addition/subtraction latency decreased from 4 to 2 cycles
      • [V]PCLMULQDQ latency decreased from 8/6 to 3 cycles
    • Intel 7 node
  • Memory
    • Support for DDR5
    • Speeds of at least 4800MHz, up to 5600MHz
  • Improved power delivery system

Overview[edit]

Alder Lake departs from all prior Intel SoCs by featuring the company's first mainstream implementation of a single-ISA heterogeneous multi-core microarchitecture. While not the first (Lakefield was), Alder Lake is the first to target all market segments from mobile to desktop and workstation. The overall microarchitecture builds on its predecessor, Tigerlake but expends on its by integrating two vastly different types of cores - up to eight big cores based on the Golden Cove microarchitecture and up to eight small cores based on the Gracemont microarchitecture. The big cores are designed to push single-thread performance while the small cores are designed to push multi-thread power efficiency. By finely orchestrating thread scheduling based on performance demand, Alder Lake is able to provide both higher multi-threading performance-efficiency and better single-thread performance.

SoC design[edit]

New text document.svg This section is empty; you can help add the missing info by editing this page.

Die[edit]

Alder Lake comes in four die variants depending on the market segment.

Die
Name CPU Configuration GPU Dimensions Area
ADL-S 8P + 8E 32 EU 10.5 mm x 20.5 mm 215.25 mm²
6P + 0E 10.5 mm x 15.5 mm 162.75 mm²
ADL-P 6P + 8E 96 EU
ADL-M 2P + 8E

ADL-S (8P+8E)[edit]

  • 8 performance cores + 8 efficiency cores
  • 32 EU gpu (256 shaders)
  • Intel 7 process
  • 10.5 mm x 20.5 mm
    • 215.25 mm² die size


alder lake die 2.png


alder lake die.png

ADL-S (6P+0E)[edit]

  • 6 performance cores, no efficiency cores
  • 32 EU gpu (256 shaders)
  • Intel 7 process
  • 10.5 mm x 15.5 mm
    • 162.75 mm² die size

Additional Shots[edit]

alder lake partial wafer shot.jpg

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/microarchitectures/alder_lake&oldid=101872"
Facts about "Alder Lake - Microarchitectures - Intel"
RDF feed
codenameAlder Lake +
designerIntel +
first launched2021 +
full page nameintel/microarchitectures/alder lake +
instance ofmicroarchitecture +
instruction set architecturex86-64 +
manufacturerIntel +
microarchitecture typeCPU +
nameAlder Lake +
processing element count32 EU igpu + and 96 EU igpu +