From WikiChip
Difference between revisions of "amd/ryzen 9/4900h"
< amd‎ | ryzen 9

(Corrected package name.)
 
(4 intermediate revisions by 2 users not shown)
Line 19: Line 19:
 
|microarch=Zen 2
 
|microarch=Zen 2
 
|core name=Renoir
 
|core name=Renoir
 +
|core family=23
 +
|core model=96
 +
|core stepping=A1
 
|process=7 nm
 
|process=7 nm
 
|transistors=9,800,000,000
 
|transistors=9,800,000,000
Line 33: Line 36:
 
|tcase min=0 °C
 
|tcase min=0 °C
 
|tcase max=105 °C
 
|tcase max=105 °C
−
|package name 1=amd,socket_fp6
+
|package name 1=amd,fp6
 
}}
 
}}
−
'''Ryzen 9 4900H''' is a {{arch|64}} [[octa-core]] high-end performance [[x86]] mobile microprocessor introduced by [[AMD]] in early [[2020]]. Fabricated on [[N7|TSMC's 7-nanometer process]] based on AMD's {{amd|Zen 2|Zen 2 microarchitecture|l=arch}}, the 4900H operates at a base frequency of 3.3 GHz with a [[TDP]] of 45 W and a {{amd|Precision Boost|Boost}} frequency of up to 4.4 GHz. This APU supports up to 64 GiB of DDR4-3200 or up to 32 GiB of quad-channel LPDDR4x-4266 memory. The 4900H integrates a {{amd|Radeon Vega 8}} Graphics operating at up to 1.75 GHz.
+
'''Ryzen 9 4900H''' is a {{arch|64}} [[octa-core]] high-end performance [[x86]] mobile microprocessor introduced by [[AMD]] in early [[2020]]. Fabricated on [[N7|TSMC's 7-nanometer process]] and based on AMD's {{amd|Zen 2|Zen 2 microarchitecture|l=arch}}, the 4900H operates at a base frequency of 3.3 GHz with a [[TDP]] of 45 W and a {{amd|Precision Boost|boost}} frequency of up to 4.4 GHz. This APU supports up to 64 GiB of DDR4-3200 or up to 32 GiB of quad-channel LPDDR4x-4266 memory. The 4900H integrates {{amd|Radeon Vega 8}} graphics operating at up to 1.75 GHz.
  
 
This model supports a configurable TDP-down of 35 W and TDP-up of 54 W.
 
This model supports a configurable TDP-down of 35 W and TDP-up of 54 W.
Line 58: Line 61:
 
|l3 cache=8 MiB
 
|l3 cache=8 MiB
 
|l3 break=2x4 MiB
 
|l3 break=2x4 MiB
 +
|l3 desc=16-way set associative
 +
|l3 policy=write-back
 
}}
 
}}
  
Line 69: Line 74:
 
|controllers=2
 
|controllers=2
 
|channels=4
 
|channels=4
−
|max bandwidth=68.27 GiB/s
+
|max bandwidth=68.27 GB/s
−
|bandwidth schan=17.88 GiB/s
+
|bandwidth schan=17.07 GB/s
 
|bandwidth dchan=34.13 GB/s
 
|bandwidth dchan=34.13 GB/s
 
|bandwidth qchan=68.27 GB/s
 
|bandwidth qchan=68.27 GB/s
Line 94: Line 99:
 
| device id          =  
 
| device id          =  
 
| designer            = AMD
 
| designer            = AMD
−
| execution units    = 5
+
| execution units    = 8
 
| unified shaders    = 512
 
| unified shaders    = 512
 
| max displays        = 4
 
| max displays        = 4
Line 126: Line 131:
 
}}
 
}}
 
{{zen 2 with vega hardware accelerated video table}}
 
{{zen 2 with vega hardware accelerated video table}}
 +
 +
== Features ==
 +
{{x86 features
 +
|real=Yes
 +
|protected=Yes
 +
|smm=Yes
 +
|fpu=Yes
 +
|x8616=Yes
 +
|x8632=Yes
 +
|x8664=Yes
 +
|nx=Yes
 +
|mmx=Yes
 +
|emmx=Yes
 +
|sse=Yes
 +
|sse2=Yes
 +
|sse3=Yes
 +
|ssse3=Yes
 +
|sse41=Yes
 +
|sse42=Yes
 +
|sse4a=Yes
 +
|avx=Yes
 +
|avx2=Yes
 +
|avx512f=No
 +
|avx512cd=No
 +
|avx512er=No
 +
|avx512pf=No
 +
|avx512bw=No
 +
|avx512dq=No
 +
|avx512vl=No
 +
|avx512ifma=No
 +
|avx512vbmi=No
 +
|avx5124fmaps=No
 +
|avx512vnni=No
 +
|avx5124vnniw=No
 +
|avx512vpopcntdq=No
 +
|abm=Yes
 +
|tbm=No
 +
|bmi1=Yes
 +
|bmi2=Yes
 +
|fma3=Yes
 +
|fma4=No
 +
|aes=Yes
 +
|rdrand=Yes
 +
|sha=Yes
 +
|xop=No
 +
|adx=Yes
 +
|clmul=Yes
 +
|f16c=Yes
 +
|bfloat16=No
 +
|tbt1=No
 +
|tbt2=No
 +
|tbmt3=No
 +
|bpt=No
 +
|eist=No
 +
|sst=No
 +
|flex=No
 +
|fastmem=No
 +
|ivmd=No
 +
|intelnodecontroller=No
 +
|intelnode=No
 +
|kpt=No
 +
|ptt=No
 +
|intelrunsure=No
 +
|mbe=No
 +
|isrt=No
 +
|sba=No
 +
|mwt=No
 +
|sipp=No
 +
|att=No
 +
|ipt=No
 +
|tsx=No
 +
|txt=No
 +
|ht=No
 +
|vpro=No
 +
|vtx=No
 +
|vtd=No
 +
|ept=No
 +
|mpx=No
 +
|sgx=No
 +
|securekey=No
 +
|osguard=No
 +
|intqat=No
 +
|dlboost=No
 +
|3dnow=No
 +
|e3dnow=No
 +
|smartmp=No
 +
|powernow=No
 +
|amdvi=Yes
 +
|amdv=Yes
 +
|amdsme=No
 +
|amdtsme=No
 +
|amdsev=No
 +
|rvi=No
 +
|smt=Yes
 +
|sensemi=Yes
 +
|xfr=No
 +
|xfr2=No
 +
|mxfr=No
 +
|amdpb=No
 +
|amdpb2=No
 +
|amdpbod=No
 +
}}
 +
 +
== Die ==
 +
{{amd renoir die}}

Latest revision as of 23:51, 25 March 2023

Edit Values
Ryzen 9 4900H
General Info
DesignerAMD
ManufacturerTSMC
Model Number4900H
MarketMobile
IntroductionMarch 16, 2020 (announced)
March 16, 2020 (launched)
ShopAmazon
General Specs
FamilyRyzen 9
Series4000
LockedYes
Frequency3,300 MHz
Turbo Frequency4,400 MHz
Clock multiplier33
Microarchitecture
ISAx86-64 (x86)
MicroarchitectureZen 2
Core NameRenoir
Core Family23
Core Model96
Core SteppingA1
Process7 nm
Transistors9,800,000,000
TechnologyCMOS
Die156 mm²
Word Size64 bit
Cores8
Threads16
Max Memory64 GiB
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
TDP45 W
cTDP down35 W
cTDP up54 W
Tcase0 °C – 105 °C
Packaging
PackageFP6 (FC-OBGA)
Dimension35 mm × 25 mm × 1.38 mm
Pitch0.65 mm
Contacts1140

Ryzen 9 4900H is a 64-bit octa-core high-end performance x86 mobile microprocessor introduced by AMD in early 2020. Fabricated on TSMC's 7-nanometer process and based on AMD's Zen 2 microarchitecture, the 4900H operates at a base frequency of 3.3 GHz with a TDP of 45 W and a boost frequency of up to 4.4 GHz. This APU supports up to 64 GiB of DDR4-3200 or up to 32 GiB of quad-channel LPDDR4x-4266 memory. The 4900H integrates Radeon Vega 8 graphics operating at up to 1.75 GHz.

This model supports a configurable TDP-down of 35 W and TDP-up of 54 W.

The 4900HS is a lower-power version of this processor, featuring slightly lower base and turbo frequencies.

Cache[edit]

Main article: Zen 2 § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$512 KiB
524,288 B
0.5 MiB
L1I$256 KiB
262,144 B
0.25 MiB
8x32 KiB8-way set associative 
L1D$256 KiB
262,144 B
0.25 MiB
8x32 KiB8-way set associativewrite-back
L2$4 MiB
4,096 KiB
4,194,304 B
0.00391 GiB
  8x512 KiB8-way set associativewrite-back
L3$8 MiB
8,192 KiB
8,388,608 B
0.00781 GiB
  2x4 MiB16-way set associativewrite-back

Memory controller[edit]

This SoC features two memory controllers, each supporting DDR4 or LPDDR4x. This chip supports up to 64 GiB of dual-channel DDR4 memory with data rates of up to 3200 MT/s (51.2 GB/s) or up to 32 GiB of quad-channel LPDDR4x with data rates of up to 4266 MT/s (68.27 GB/s).

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeDDR4-3200, LPDDR4x-4266
Max Mem64 GiB
Controllers2
Channels4
Max Bandwidth68.27 GB/s
63.581 GiB/s
65,107.346 MiB/s
68,270 MB/s
0.0621 TiB/s
0.0683 TB/s
Bandwidth
Single 17.07 GB/s
Double 34.13 GB/s
Quad 68.27 GB/s

Expansions[edit]

This processor has 16 PCIe lanes, 1x8 designated for a discrete GPU, 1x4 additional lanes for storage (e.g., NVMe), and 1x4 additional lanes reserved for additional peripherals (e.g., WiFi or LTE).

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIeRevision: 3.0
Max Lanes: 16
Configuration: 1x8+1x4+1x4, 2x4+1x4+1x4


Graphics[edit]

[Edit/Modify IGP Info]

screen icon.svg
Integrated Graphics Information
GPURadeon Vega 8
DesignerAMD
Execution Units8Max Displays4
Unified Shaders512
Burst Frequency1,750 MHz
1.75 GHz
1,750,000 KHz
OutputDP, HDMI
[Edit] Zen 2 with Radeon Vega Hardware Accelerated Video Capabilities
Codec Encode Decode
VP9 8bpc/10bpc 1080p240
4K 60 FPS
MPEG-2 (H.262) 8b 1080p240
4K 60 FPS 		1080p480
4K 120 FPS
HEVC (H.265) 8bpc/10bpc 1080p240
4K 60 FPS 		1080p240
4K 60 FPS

Features[edit]

[Edit/Modify Supported Features]

Cog-icon-grey.svg
Supported x86 Extensions & Processor Features
MMXMMX Extension
EMMXExtended MMX Extension
SSEStreaming SIMD Extensions
SSE2Streaming SIMD Extensions 2
SSE3Streaming SIMD Extensions 3
SSSE3Supplemental SSE3
SSE4.1Streaming SIMD Extensions 4.1
SSE4.2Streaming SIMD Extensions 4.2
SSE4aStreaming SIMD Extensions 4a
AVXAdvanced Vector Extensions
AVX2Advanced Vector Extensions 2
ABMAdvanced Bit Manipulation
BMI1Bit Manipulation Instruction Set 1
BMI2Bit Manipulation Instruction Set 2
FMA33-Operand Fused-Multiply-Add
AESAES Encryption Instructions
RdRandHardware RNG
SHASHA Extensions
ADXMulti-Precision Add-Carry
CLMULCarry-less Multiplication Extension
F16C16-bit Floating Point Conversion
x86-1616-bit x86
x86-3232-bit x86
x86-6464-bit x86
RealReal Mode
ProtectedProtected Mode
SMMSystem Management Mode
FPUIntegrated x87 FPU
NXNo-eXecute
SMTSimultaneous Multithreading
AMD-ViAMD-Vi (I/O MMU virtualization)
AMD-VAMD Virtualization
SenseMISenseMI Technology

Die[edit]

Main article: Zen 2 § Die

Renoir microprocessors are fabricated on TSMC's 7-nanometer process. This SoC integrates 9.8 billion transistors on a single 156 mm² monolithic die which includes both the Zen 2 CPU cores along with the Vega GPU and various other additional components.


renoir die.png

Retrieved from "https://en.wikichip.org/w/index.php?title=amd/ryzen_9/4900h&oldid=101531"
Facts about "Ryzen 9 4900H - AMD"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Ryzen 9 4900H - AMD#pcie +
base frequency3,300 MHz (3.3 GHz, 3,300,000 kHz) +
clock multiplier33 +
core count8 +
core family23 +
core model96 +
core nameRenoir +
core steppingA1 +
designerAMD +
die area156 mm² (0.242 in², 1.56 cm², 156,000,000 µm²) +
familyRyzen 9 +
first announcedMarch 16, 2020 +
first launchedMarch 16, 2020 +
full page nameamd/ryzen 9/4900h +
has advanced vector extensionstrue +
has advanced vector extensions 2true +
has amd amd-v technologytrue +
has amd amd-vi technologytrue +
has amd sensemi technologytrue +
has ecc memory supportfalse +
has featureAdvanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension + and SenseMI Technology +
has locked clock multipliertrue +
has simultaneous multithreadingtrue +
has x86 advanced encryption standard instruction set extensiontrue +
instance ofmicroprocessor +
integrated gpuRadeon Vega 8 +
integrated gpu designerAMD +
integrated gpu execution units8 +
integrated gpu max frequency1,750 MHz (1.75 GHz, 1,750,000 KHz) +
isax86-64 +
isa familyx86 +
l1$ size512 KiB (524,288 B, 0.5 MiB) +
l1d$ description8-way set associative +
l1d$ size256 KiB (262,144 B, 0.25 MiB) +
l1i$ description8-way set associative +
l1i$ size256 KiB (262,144 B, 0.25 MiB) +
l2$ description8-way set associative +
l2$ size4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) +
l3$ description16-way set associative +
l3$ size8 MiB (8,192 KiB, 8,388,608 B, 0.00781 GiB) +
ldateMarch 16, 2020 +
manufacturerTSMC +
market segmentMobile +
max case temperature378.15 K (105 °C, 221 °F, 680.67 °R) +
max cpu count1 +
max memory65,536 MiB (67,108,864 KiB, 68,719,476,736 B, 64 GiB, 0.0625 TiB) +
max memory bandwidth63.581 GiB/s (65,107.346 MiB/s, 68.27 GB/s, 68,270 MB/s, 0.0621 TiB/s, 0.0683 TB/s) +
max memory channels4 +
microarchitectureZen 2 +
min case temperature273.15 K (0 °C, 32 °F, 491.67 °R) +
model number4900H +
nameRyzen 9 4900H +
packageFP6 +
process7 nm (0.007 μm, 7.0e-6 mm) +
series4000 +
smp max ways1 +
supported memory typeDDR4-3200 + and LPDDR4x-4266 +
tdp45 W (45,000 mW, 0.0603 hp, 0.045 kW) +
tdp down35 W (35,000 mW, 0.0469 hp, 0.035 kW) +
tdp up54 W (54,000 mW, 0.0724 hp, 0.054 kW) +
technologyCMOS +
thread count16 +
transistor count9,800,000,000 +
turbo frequency4,400 MHz (4.4 GHz, 4,400,000 kHz) +
word size64 bit (8 octets, 16 nibbles) +