(→Memory controller) |
(Corrected package name.) |
||
| (8 intermediate revisions by 4 users not shown) | |||
| Line 20: | Line 20: | ||
|microarch=Zen 2 | |microarch=Zen 2 | ||
|core name=Renoir | |core name=Renoir | ||
| + | |core family=23 | ||
| + | |core model=96 | ||
| + | |core stepping=A1 | ||
|process=7 nm | |process=7 nm | ||
|transistors=9,800,000,000 | |transistors=9,800,000,000 | ||
| Line 32: | Line 35: | ||
|ctdp down=35 W | |ctdp down=35 W | ||
|ctdp up=54 W | |ctdp up=54 W | ||
| − | |tcase min= | + | |tcase min=0 °C |
|tcase max=105 °C | |tcase max=105 °C | ||
| − | |package name 1=amd, | + | |package name 1=amd,fp6 |
}} | }} | ||
| − | '''Ryzen 5 4600H''' is a {{arch|64}} [[hexa-core]] mid-range performance [[x86]] mobile microprocessor introduced by [[AMD]] in early [[2020]]. Fabricated on [[N7|TSMC's 7-nanometer process]] based on AMD's {{amd|Zen 2|Zen 2 microarchitecture|l=arch}}, the 4600H operates at a base frequency of 3.0 GHz with a [[TDP]] of 45 W and a {{amd|Precision Boost| | + | '''Ryzen 5 4600H''' is a {{arch|64}} [[hexa-core]] mid-range performance [[x86]] mobile microprocessor introduced by [[AMD]] in early [[2020]]. Fabricated on [[N7|TSMC's 7-nanometer process]] and based on AMD's {{amd|Zen 2|Zen 2 microarchitecture|l=arch}}, the 4600H operates at a base frequency of 3.0 GHz with a [[TDP]] of 45 W and a {{amd|Precision Boost|boost}} frequency of up to 4.0 GHz. This APU supports up to 64 GiB of DDR4-3200 or up to 32 GiB of quad-channel LPDDR4x-4266 memory. The 4600H integrates {{amd|Radeon Vega 6}} graphics operating at up to 1.5 GHz. |
This model supports a configurable TDP-down of 35 W and TDP-up of 54 W. | This model supports a configurable TDP-down of 35 W and TDP-up of 54 W. | ||
| − | This processor is identical to the {{\\|4600HS}} except for its | + | This processor is identical to the {{\\|4600HS}} except for its higher TDP. |
== Cache == | == Cache == | ||
| Line 59: | Line 62: | ||
|l3 cache=8 MiB | |l3 cache=8 MiB | ||
|l3 break=2x4 MiB | |l3 break=2x4 MiB | ||
| + | |l3 desc=16-way set associative | ||
| + | |l3 policy=write-back | ||
}} | }} | ||
| Line 67: | Line 72: | ||
|type=DDR4-3200 | |type=DDR4-3200 | ||
|type 2=LPDDR4x-4266 | |type 2=LPDDR4x-4266 | ||
| + | |ecc=No | ||
|max mem=64 GiB | |max mem=64 GiB | ||
|controllers=2 | |controllers=2 | ||
|channels=4 | |channels=4 | ||
| − | |max bandwidth=68.27 | + | |width=LPDDR4x-2*16 bit |
| − | |bandwidth schan=17. | + | |width 2=DDR4-64 bit |
| − | |bandwidth dchan=34.13 GB/s | + | |max bandwidth=68.27 GB/s |
| − | |bandwidth qchan=68.27 GB/s | + | |bandwidth schan=LPDDR4x-17.07 GB/s DDR4-25.6 GB/s |
| + | |bandwidth dchan=LPDDR4x-34.13 GB/s DDR4-51.2 GB/s | ||
| + | |bandwidth qchan=LPDDR4x-68.27 GB/s | ||
}} | }} | ||
| + | |||
| + | == Expansions == | ||
| + | This processor has 16 PCIe lanes, 1x8 designated for a discrete [[GPU]], 1x4 additional lanes for storage (e.g., NVMe), and 1x4 additional lanes reserved for additional peripherals (e.g., WiFi or LTE). | ||
| + | |||
| + | {{expansions main | ||
| + | | | ||
| + | {{expansions entry | ||
| + | |type=PCIe | ||
| + | |pcie revision=3.0 | ||
| + | |pcie lanes=16 | ||
| + | |pcie config=1x8+1x4+1x4 | ||
| + | |pcie config 2=2x4+1x4+1x4 | ||
| + | }} | ||
| + | }} | ||
| + | |||
== Graphics == | == Graphics == | ||
{{integrated graphics | {{integrated graphics | ||
| − | | gpu = Radeon Vega | + | | gpu = Radeon Vega 6 |
| device id = | | device id = | ||
| designer = AMD | | designer = AMD | ||
| execution units = 6 | | execution units = 6 | ||
| − | | unified shaders = | + | | unified shaders = 384 |
| − | | max displays = | + | | max displays = 4 |
| − | | max memory = | + | | max memory = |
| − | | frequency = | + | | frequency = |
| − | | max frequency = | + | | max frequency = 1,500 MHz |
| output crt = | | output crt = | ||
| Line 97: | Line 120: | ||
| output dvi = | | output dvi = | ||
| − | | directx ver = | + | | directx ver = |
| − | | opengl ver = | + | | opengl ver = |
| − | | opencl ver = | + | | opencl ver = |
| hdmi ver = | | hdmi ver = | ||
| dp ver = | | dp ver = | ||
| Line 112: | Line 135: | ||
| max res vga freq = | | max res vga freq = | ||
}} | }} | ||
| + | {{zen 2 with vega hardware accelerated video table}} | ||
== Features == | == Features == | ||
| Line 144: | Line 168: | ||
|avx512vbmi=No | |avx512vbmi=No | ||
|avx5124fmaps=No | |avx5124fmaps=No | ||
| + | |avx512vnni=No | ||
|avx5124vnniw=No | |avx5124vnniw=No | ||
|avx512vpopcntdq=No | |avx512vpopcntdq=No | ||
| Line 159: | Line 184: | ||
|clmul=Yes | |clmul=Yes | ||
|f16c=Yes | |f16c=Yes | ||
| + | |bfloat16=No | ||
|tbt1=No | |tbt1=No | ||
|tbt2=No | |tbt2=No | ||
| Line 192: | Line 218: | ||
|osguard=No | |osguard=No | ||
|intqat=No | |intqat=No | ||
| + | |dlboost=No | ||
|3dnow=No | |3dnow=No | ||
|e3dnow=No | |e3dnow=No | ||
| Line 205: | Line 232: | ||
|sensemi=Yes | |sensemi=Yes | ||
|xfr=No | |xfr=No | ||
| + | |xfr2=No | ||
|mxfr=No | |mxfr=No | ||
|amdpb=No | |amdpb=No | ||
|amdpb2=No | |amdpb2=No | ||
| + | |amdpbod=No | ||
}} | }} | ||
| + | |||
| + | == Die == | ||
| + | {{amd renoir die}} | ||
Latest revision as of 00:23, 26 March 2023
| Edit Values | |
| Ryzen 5 4600H | |
| General Info | |
| Designer | AMD |
| Manufacturer | TSMC |
| Model Number | 4600H |
| Part Number | 100-000000100 |
| Market | Mobile |
| Introduction | January 6, 2020 (announced) January 6, 2020 (launched) |
| Shop | Amazon |
| General Specs | |
| Family | Ryzen 5 |
| Series | 4000 |
| Locked | Yes |
| Frequency | 3,000 MHz |
| Turbo Frequency | 4,000 MHz |
| Clock multiplier | 30 |
| Microarchitecture | |
| ISA | x86-64 (x86) |
| Microarchitecture | Zen 2 |
| Core Name | Renoir |
| Core Family | 23 |
| Core Model | 96 |
| Core Stepping | A1 |
| Process | 7 nm |
| Transistors | 9,800,000,000 |
| Technology | CMOS |
| Die | 156 mm² |
| Word Size | 64 bit |
| Cores | 6 |
| Threads | 12 |
| Max Memory | 64 GiB |
| Multiprocessing | |
| Max SMP | 1-Way (Uniprocessor) |
| Electrical | |
| TDP | 45 W |
| cTDP down | 35 W |
| cTDP up | 54 W |
| Tcase | 0 °C – 105 °C |
| Packaging | |
| Package | BGA-1140 (FC-OBGA) |
| Dimension | 35 mm × 25 mm × 1.38 mm |
| Pitch | 0.65 mm |
| Contacts | 1140 |
Ryzen 5 4600H is a 64-bit hexa-core mid-range performance x86 mobile microprocessor introduced by AMD in early 2020. Fabricated on TSMC's 7-nanometer process and based on AMD's Zen 2 microarchitecture, the 4600H operates at a base frequency of 3.0 GHz with a TDP of 45 W and a boost frequency of up to 4.0 GHz. This APU supports up to 64 GiB of DDR4-3200 or up to 32 GiB of quad-channel LPDDR4x-4266 memory. The 4600H integrates Radeon Vega 6 graphics operating at up to 1.5 GHz.
This model supports a configurable TDP-down of 35 W and TDP-up of 54 W.
This processor is identical to the 4600HS except for its higher TDP.
Cache[edit]
- Main article: Zen 2 § Cache
|
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
|||||||||||||||||||||||||||||||||||||
Memory controller[edit]
This SoC features two memory controllers, each supporting DDR4 or LPDDR4x. This chip supports up to 64 GiB of dual-channel DDR4 memory with data rates of up to 3200 MT/s (51.2 GB/s) or up to 32 GiB of quad-channel LPDDR4x with data rates of up to 4266 MT/s (68.27 GB/s).
|
Integrated Memory Controller
|
||||||||||||||||
|
||||||||||||||||
Expansions[edit]
This processor has 16 PCIe lanes, 1x8 designated for a discrete GPU, 1x4 additional lanes for storage (e.g., NVMe), and 1x4 additional lanes reserved for additional peripherals (e.g., WiFi or LTE).
Expansion Options |
|||||
|
|||||
Graphics[edit]
|
Integrated Graphics Information
|
||||||||||||||||||
|
||||||||||||||||||
| [Edit] Zen 2 with Radeon Vega Hardware Accelerated Video Capabilities | |||||
|---|---|---|---|---|---|
| Codec | Encode | Decode | |||
| VP9 8bpc/10bpc | 1080p240 4K 60 FPS | ||||
| MPEG-2 (H.262) 8b | 1080p240 4K 60 FPS |
1080p480 4K 120 FPS | |||
| HEVC (H.265) 8bpc/10bpc | 1080p240 4K 60 FPS |
1080p240 4K 60 FPS | |||
Features[edit]
[Edit/Modify Supported Features]
|
Supported x86 Extensions & Processor Features
|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Die[edit]
- Main article: Zen 2 § Die
Renoir microprocessors are fabricated on TSMC's 7-nanometer process. This SoC integrates 9.8 billion transistors on a single 156 mm² monolithic die which includes both the Zen 2 CPU cores along with the Vega GPU and various other additional components.
- 7-nanometer process (N7)
- 9,800,000,000 transistors
- 156 mm² die size
| base frequency | 3,000 MHz (3 GHz, 3,000,000 kHz) + |
| clock multiplier | 30 + |
| core count | 6 + |
| core name | Renoir + |
| designer | AMD + |
| die area | 156 mm² (0.242 in², 1.56 cm², 156,000,000 µm²) + |
| family | Ryzen 5 + |
| first announced | January 6, 2020 + |
| first launched | January 6, 2020 + |
| full page name | amd/ryzen 5/4600h + |
| has advanced vector extensions | true + |
| has advanced vector extensions 2 | true + |
| has amd amd-v technology | true + |
| has amd amd-vi technology | true + |
| has amd sensemi technology | true + |
| has ecc memory support | false + |
| has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension + and SenseMI Technology + |
| has locked clock multiplier | true + |
| has simultaneous multithreading | true + |
| has x86 advanced encryption standard instruction set extension | true + |
| instance of | microprocessor + |
| integrated gpu | Radeon Vega + |
| integrated gpu base frequency | 1,500 MHz (1.5 GHz, 1,500,000 KHz) + |
| integrated gpu designer | AMD + |
| integrated gpu execution units | 6 + |
| isa | x86-64 + |
| isa family | x86 + |
| l1$ size | 384 KiB (393,216 B, 0.375 MiB) + |
| l1d$ description | 8-way set associative + |
| l1d$ size | 192 KiB (196,608 B, 0.188 MiB) + |
| l1i$ description | 8-way set associative + |
| l1i$ size | 192 KiB (196,608 B, 0.188 MiB) + |
| l2$ description | 8-way set associative + |
| l2$ size | 3 MiB (3,072 KiB, 3,145,728 B, 0.00293 GiB) + |
| l3$ size | 8 MiB (8,192 KiB, 8,388,608 B, 0.00781 GiB) + |
| ldate | January 6, 2020 + |
| manufacturer | TSMC + |
| market segment | Mobile + |
| max case temperature | 378.15 K (105 °C, 221 °F, 680.67 °R) + |
| max cpu count | 1 + |
| max memory | 65,536 MiB (67,108,864 KiB, 68,719,476,736 B, 64 GiB, 0.0625 TiB) + |
| microarchitecture | Zen 2 + |
| min case temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
| model number | 4600H + |
| name | Ryzen 5 4600H + |
| part number | 100-000000100 + |
| process | 7 nm (0.007 μm, 7.0e-6 mm) + |
| series | 4000 + |
| smp max ways | 1 + |
| supported memory type | DDR4-3200 + and LPDDR4-4266 + |
| tdp | 45 W (45,000 mW, 0.0603 hp, 0.045 kW) + |
| tdp down | 35 W (35,000 mW, 0.0469 hp, 0.035 kW) + |
| tdp up | 54 W (54,000 mW, 0.0724 hp, 0.054 kW) + |
| technology | CMOS + |
| thread count | 12 + |
| transistor count | 9,800,000,000 + |
| turbo frequency | 4,000 MHz (4 GHz, 4,000,000 kHz) + |
| word size | 64 bit (8 octets, 16 nibbles) + |