(4650u) |
(Corrected package name.) |
||
(8 intermediate revisions by 3 users not shown) | |||
Line 1: | Line 1: | ||
{{amd title|Ryzen 5 PRO 4650U}} | {{amd title|Ryzen 5 PRO 4650U}} | ||
− | {{chip}} | + | {{chip |
+ | |name=Ryzen 5 PRO 4650U | ||
+ | |no image=No | ||
+ | |designer=AMD | ||
+ | |manufacturer=TSMC | ||
+ | |model number=PRO 4650U | ||
+ | |part number=100-000000103 | ||
+ | |market=Mobile | ||
+ | |first announced=May 7, 2020 | ||
+ | |first launched=May 7, 2020 | ||
+ | |family=Ryzen 5 | ||
+ | |series=4000 | ||
+ | |locked=Yes | ||
+ | |frequency=2,100 MHz | ||
+ | |turbo frequency=4,000 MHz | ||
+ | |bus type=PCIe 3.0 | ||
+ | |clock multiplier=21 | ||
+ | |isa=x86-64 | ||
+ | |isa family=x86 | ||
+ | |microarch=Zen 2 | ||
+ | |core name=Renoir | ||
+ | |core family=23 | ||
+ | |core model=96 | ||
+ | |core stepping=A1 | ||
+ | |process=7 nm | ||
+ | |transistors=9,800,000,000 | ||
+ | |technology=CMOS | ||
+ | |die area=156 mm² | ||
+ | |word size=64 bit | ||
+ | |core count=6 | ||
+ | |thread count=12 | ||
+ | |max memory=64 GiB | ||
+ | |max cpus=1 | ||
+ | |tdp=15 W | ||
+ | |ctdp down=10 W | ||
+ | |ctdp up=25 W | ||
+ | |tcase min=0 °C | ||
+ | |tcase max=105 °C | ||
+ | |package name 1=amd,fp6 | ||
+ | }} | ||
+ | '''Ryzen 5 PRO 4650U''' is a {{arch|64}} [[hexa-core]] mid-range performance [[x86]] mobile microprocessor introduced by [[AMD]] in mid-[[2020]]. Fabricated on [[N7|TSMC's 7-nanometer process]] and based on AMD's {{amd|Zen 2|Zen 2 microarchitecture|l=arch}}, the PRO 4650U operates at a base frequency of 2.1 GHz with a [[TDP]] of 15 W and a {{amd|Precision Boost|boost}} frequency of up to 4.0 GHz. This APU supports up to 64 GiB of DDR4-3200 or up to 32 GiB of quad-channel LPDDR4x-4266 memory. The 4650U integrates {{amd|Radeon Vega 6}} graphics operating at up to 1.5 GHz. | ||
+ | |||
+ | This model supports a configurable TDP-down of 10 W and TDP-up of 25 W. | ||
+ | |||
+ | Compared to its mainstream counterparts, the PRO 4650U includes a set of enterprise-oriented features such as [[Memory Guard]], image stability, software stability, and manageability support. | ||
+ | |||
+ | == Cache == | ||
+ | {{main|amd/microarchitectures/zen 2#Memory_Hierarchy|l1=Zen 2 § Cache}} | ||
+ | {{cache size | ||
+ | |l1 cache=384 KiB | ||
+ | |l1i cache=192 KiB | ||
+ | |l1i break=6x32 KiB | ||
+ | |l1i desc=8-way set associative | ||
+ | |l1d cache=192 KiB | ||
+ | |l1d break=6x32 KiB | ||
+ | |l1d desc=8-way set associative | ||
+ | |l1d policy=write-back | ||
+ | |l2 cache=3 MiB | ||
+ | |l2 break=6x512 KiB | ||
+ | |l2 desc=8-way set associative | ||
+ | |l2 policy=write-back | ||
+ | |l3 cache=8 MiB | ||
+ | |l3 break=2x4 MiB | ||
+ | |l3 desc=16-way set associative | ||
+ | |l3 policy=write-back | ||
+ | }} | ||
+ | |||
+ | == Memory controller == | ||
+ | This SoC features two memory controllers, each supporting DDR4 or LPDDR4x. This chip supports up to 64 GiB of dual-channel DDR4 memory with data rates of up to 3200 MT/s (51.2 GB/s) or up to 32 GiB of quad-channel LPDDR4x with data rates of up to 4266 MT/s (68.27 GB/s). | ||
+ | |||
+ | {{memory controller | ||
+ | |type=DDR4-3200 | ||
+ | |type 2=LPDDR4x-4266 | ||
+ | |max mem=64 GiB | ||
+ | |controllers=2 | ||
+ | |channels=4 | ||
+ | |max bandwidth=68.27 GB/s | ||
+ | |bandwidth schan=17.07 GB/s | ||
+ | |bandwidth dchan=34.13 GB/s | ||
+ | |bandwidth qchan=68.27 GB/s | ||
+ | }} | ||
+ | |||
+ | == Expansions == | ||
+ | This processor has 16 PCIe lanes, 1x8 designated for a discrete [[GPU]], 1x4 additional lanes for storage (e.g., NVMe), and 1x4 additional lanes reserved for additional peripherals such as WiFi or LTE. | ||
+ | |||
+ | {{expansions main | ||
+ | | | ||
+ | {{expansions entry | ||
+ | |type=PCIe | ||
+ | |pcie revision=3.0 | ||
+ | |pcie lanes=16 | ||
+ | |pcie config=1x8+1x4+1x4 | ||
+ | |pcie config 2=2x4+1x4+1x4 | ||
+ | }} | ||
+ | }} | ||
+ | |||
+ | == Graphics == | ||
+ | {{integrated graphics | ||
+ | | gpu = Radeon Vega 6 | ||
+ | | device id = | ||
+ | | designer = AMD | ||
+ | | execution units = 6 | ||
+ | | unified shaders = 384 | ||
+ | | max displays = 4 | ||
+ | | max memory = | ||
+ | | frequency = | ||
+ | | max frequency = 1,500 MHz | ||
+ | |||
+ | | output crt = | ||
+ | | output sdvo = | ||
+ | | output dsi = | ||
+ | | output edp = | ||
+ | | output dp = Yes | ||
+ | | output hdmi = Yes | ||
+ | | output vga = | ||
+ | | output dvi = | ||
+ | |||
+ | | directx ver = 12.1 | ||
+ | | opengl ver = | ||
+ | | opencl ver = | ||
+ | | hdmi ver = | ||
+ | | dp ver = | ||
+ | | edp ver = | ||
+ | | max res hdmi = | ||
+ | | max res hdmi freq = | ||
+ | | max res dp = | ||
+ | | max res dp freq = | ||
+ | | max res edp = | ||
+ | | max res edp freq = | ||
+ | | max res vga = | ||
+ | | max res vga freq = | ||
+ | }} | ||
+ | {{zen 2 with vega hardware accelerated video table}} | ||
+ | |||
+ | == Features == | ||
+ | {{x86 features | ||
+ | |real=Yes | ||
+ | |protected=Yes | ||
+ | |smm=Yes | ||
+ | |fpu=Yes | ||
+ | |x8616=Yes | ||
+ | |x8632=Yes | ||
+ | |x8664=Yes | ||
+ | |nx=Yes | ||
+ | |mmx=Yes | ||
+ | |emmx=Yes | ||
+ | |sse=Yes | ||
+ | |sse2=Yes | ||
+ | |sse3=Yes | ||
+ | |ssse3=Yes | ||
+ | |sse41=Yes | ||
+ | |sse42=Yes | ||
+ | |sse4a=Yes | ||
+ | |avx=Yes | ||
+ | |avx2=Yes | ||
+ | |avx512f=No | ||
+ | |avx512cd=No | ||
+ | |avx512er=No | ||
+ | |avx512pf=No | ||
+ | |avx512bw=No | ||
+ | |avx512dq=No | ||
+ | |avx512vl=No | ||
+ | |avx512ifma=No | ||
+ | |avx512vbmi=No | ||
+ | |avx5124fmaps=No | ||
+ | |avx512vnni=No | ||
+ | |avx5124vnniw=No | ||
+ | |avx512vpopcntdq=No | ||
+ | |abm=Yes | ||
+ | |tbm=No | ||
+ | |bmi1=Yes | ||
+ | |bmi2=Yes | ||
+ | |fma3=Yes | ||
+ | |fma4=No | ||
+ | |aes=Yes | ||
+ | |rdrand=Yes | ||
+ | |sha=Yes | ||
+ | |xop=No | ||
+ | |adx=Yes | ||
+ | |clmul=Yes | ||
+ | |f16c=Yes | ||
+ | |bfloat16=No | ||
+ | |tbt1=No | ||
+ | |tbt2=No | ||
+ | |tbmt3=No | ||
+ | |bpt=No | ||
+ | |eist=No | ||
+ | |sst=No | ||
+ | |flex=No | ||
+ | |fastmem=No | ||
+ | |ivmd=No | ||
+ | |intelnodecontroller=No | ||
+ | |intelnode=No | ||
+ | |kpt=No | ||
+ | |ptt=No | ||
+ | |intelrunsure=No | ||
+ | |mbe=No | ||
+ | |isrt=No | ||
+ | |sba=No | ||
+ | |mwt=No | ||
+ | |sipp=No | ||
+ | |att=No | ||
+ | |ipt=No | ||
+ | |tsx=No | ||
+ | |txt=No | ||
+ | |ht=No | ||
+ | |vpro=No | ||
+ | |vtx=No | ||
+ | |vtd=No | ||
+ | |ept=No | ||
+ | |mpx=No | ||
+ | |sgx=No | ||
+ | |securekey=No | ||
+ | |osguard=No | ||
+ | |intqat=No | ||
+ | |dlboost=No | ||
+ | |3dnow=No | ||
+ | |e3dnow=No | ||
+ | |smartmp=No | ||
+ | |powernow=No | ||
+ | |amdvi=Yes | ||
+ | |amdv=Yes | ||
+ | |amdsme=No | ||
+ | |amdtsme=Yes | ||
+ | |amdsev=No | ||
+ | |rvi=No | ||
+ | |smt=Yes | ||
+ | |sensemi=Yes | ||
+ | |xfr=No | ||
+ | |xfr2=No | ||
+ | |mxfr=No | ||
+ | |amdpb=No | ||
+ | |amdpb2=No | ||
+ | |amdpbod=No | ||
+ | }} | ||
+ | |||
+ | == Die == | ||
+ | {{amd renoir die}} |
Latest revision as of 00:43, 26 March 2023
Edit Values | |
Ryzen 5 PRO 4650U | |
General Info | |
Designer | AMD |
Manufacturer | TSMC |
Model Number | PRO 4650U |
Part Number | 100-000000103 |
Market | Mobile |
Introduction | May 7, 2020 (announced) May 7, 2020 (launched) |
Shop | Amazon |
General Specs | |
Family | Ryzen 5 |
Series | 4000 |
Locked | Yes |
Frequency | 2,100 MHz |
Turbo Frequency | 4,000 MHz |
Bus type | PCIe 3.0 |
Clock multiplier | 21 |
Microarchitecture | |
ISA | x86-64 (x86) |
Microarchitecture | Zen 2 |
Core Name | Renoir |
Core Family | 23 |
Core Model | 96 |
Core Stepping | A1 |
Process | 7 nm |
Transistors | 9,800,000,000 |
Technology | CMOS |
Die | 156 mm² |
Word Size | 64 bit |
Cores | 6 |
Threads | 12 |
Max Memory | 64 GiB |
Multiprocessing | |
Max SMP | 1-Way (Uniprocessor) |
Electrical | |
TDP | 15 W |
cTDP down | 10 W |
cTDP up | 25 W |
Tcase | 0 °C – 105 °C |
Packaging | |
Package | FP6 (FC-OBGA) |
Dimension | 35 mm × 25 mm × 1.38 mm |
Pitch | 0.65 mm |
Contacts | 1140 |
Ryzen 5 PRO 4650U is a 64-bit hexa-core mid-range performance x86 mobile microprocessor introduced by AMD in mid-2020. Fabricated on TSMC's 7-nanometer process and based on AMD's Zen 2 microarchitecture, the PRO 4650U operates at a base frequency of 2.1 GHz with a TDP of 15 W and a boost frequency of up to 4.0 GHz. This APU supports up to 64 GiB of DDR4-3200 or up to 32 GiB of quad-channel LPDDR4x-4266 memory. The 4650U integrates Radeon Vega 6 graphics operating at up to 1.5 GHz.
This model supports a configurable TDP-down of 10 W and TDP-up of 25 W.
Compared to its mainstream counterparts, the PRO 4650U includes a set of enterprise-oriented features such as Memory Guard, image stability, software stability, and manageability support.
Cache[edit]
- Main article: Zen 2 § Cache
![]() |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||||||||||||||
|
Memory controller[edit]
This SoC features two memory controllers, each supporting DDR4 or LPDDR4x. This chip supports up to 64 GiB of dual-channel DDR4 memory with data rates of up to 3200 MT/s (51.2 GB/s) or up to 32 GiB of quad-channel LPDDR4x with data rates of up to 4266 MT/s (68.27 GB/s).
![]() |
Integrated Memory Controller
|
|||||||||||
|
Expansions[edit]
This processor has 16 PCIe lanes, 1x8 designated for a discrete GPU, 1x4 additional lanes for storage (e.g., NVMe), and 1x4 additional lanes reserved for additional peripherals such as WiFi or LTE.
![]() |
Expansion Options |
||||
|
Graphics[edit]
![]() |
Integrated Graphics Information
|
|||||||||||||||||||||||||||
|
[Edit] Zen 2 with Radeon Vega Hardware Accelerated Video Capabilities | |||||
---|---|---|---|---|---|
Codec | Encode | Decode | |||
VP9 8bpc/10bpc | 1080p240 4K 60 FPS | ||||
MPEG-2 (H.262) 8b | 1080p240 4K 60 FPS |
1080p480 4K 120 FPS | |||
HEVC (H.265) 8bpc/10bpc | 1080p240 4K 60 FPS |
1080p240 4K 60 FPS |
Features[edit]
[Edit/Modify Supported Features]
![]() |
Supported x86 Extensions & Processor Features
|
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
Die[edit]
- Main article: Zen 2 § Die
Renoir microprocessors are fabricated on TSMC's 7-nanometer process. This SoC integrates 9.8 billion transistors on a single 156 mm² monolithic die which includes both the Zen 2 CPU cores along with the Vega GPU and various other additional components.
- 7-nanometer process (N7)
- 9,800,000,000 transistors
- 156 mm² die size
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Ryzen 5 PRO 4650U - AMD#pcie + |
base frequency | 2,100 MHz (2.1 GHz, 2,100,000 kHz) + |
bus type | PCIe 3.0 + |
clock multiplier | 21 + |
core count | 6 + |
core family | 23 + |
core model | 96 + |
core name | Renoir + |
core stepping | A1 + |
designer | AMD + |
die area | 156 mm² (0.242 in², 1.56 cm², 156,000,000 µm²) + |
family | Ryzen 5 + |
first announced | May 7, 2020 + |
first launched | May 7, 2020 + |
full page name | amd/ryzen 5/pro 4650u + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has amd amd-v technology | true + |
has amd amd-vi technology | true + |
has amd sensemi technology | true + |
has amd transparent secure memory encryption technology | true + |
has ecc memory support | false + |
has feature | Advanced Encryption Standard Instruction Set Extension +, Advanced Vector Extensions +, Advanced Vector Extensions 2 + and SenseMI Technology + |
has locked clock multiplier | true + |
has simultaneous multithreading | true + |
has x86 advanced encryption standard instruction set extension | true + |
instance of | microprocessor + |
integrated gpu | Radeon Vega 6 + |
integrated gpu designer | AMD + |
integrated gpu execution units | 6 + |
integrated gpu max frequency | 1,500 MHz (1.5 GHz, 1,500,000 KHz) + |
isa | x86-64 + |
isa family | x86 + |
l1$ size | 384 KiB (393,216 B, 0.375 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 192 KiB (196,608 B, 0.188 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 192 KiB (196,608 B, 0.188 MiB) + |
l2$ description | 8-way set associative + |
l2$ size | 3 MiB (3,072 KiB, 3,145,728 B, 0.00293 GiB) + |
l3$ description | 16-way set associative + |
l3$ size | 8 MiB (8,192 KiB, 8,388,608 B, 0.00781 GiB) + |
ldate | May 7, 2020 + |
manufacturer | TSMC + |
market segment | Mobile + |
max case temperature | 378.15 K (105 °C, 221 °F, 680.67 °R) + |
max cpu count | 1 + |
max memory | 65,536 MiB (67,108,864 KiB, 68,719,476,736 B, 64 GiB, 0.0625 TiB) + |
max memory bandwidth | 63.581 GiB/s (65,107.346 MiB/s, 68.27 GB/s, 68,270 MB/s, 0.0621 TiB/s, 0.0683 TB/s) + |
max memory channels | 4 + |
microarchitecture | Zen 2 + |
min case temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
model number | PRO 4650U + |
name | Ryzen 5 PRO 4650U + |
package | FP6 + |
part number | 100-000000103 + |
process | 7 nm (0.007 μm, 7.0e-6 mm) + |
series | 4000 + |
smp max ways | 1 + |
supported memory type | DDR4-3200 + and LPDDR4x-4266 + |
tdp | 15 W (15,000 mW, 0.0201 hp, 0.015 kW) + |
tdp down | 10 W (10,000 mW, 0.0134 hp, 0.01 kW) + |
tdp up | 25 W (25,000 mW, 0.0335 hp, 0.025 kW) + |
technology | CMOS + |
thread count | 12 + |
transistor count | 9,800,000,000 + |
turbo frequency | 4,000 MHz (4 GHz, 4,000,000 kHz) + |
word size | 64 bit (8 octets, 16 nibbles) + |