From WikiChip
Difference between revisions of "amd/epyc/7452"
(Fixed base frequency in initial blurb) |
|||
(3 intermediate revisions by 3 users not shown) | |||
Line 8: | Line 8: | ||
|model number=7452 | |model number=7452 | ||
|part number=100-000000057 | |part number=100-000000057 | ||
+ | |part number 2=100-100000057WOF | ||
|market=Server | |market=Server | ||
|first announced=August 7, 2019 | |first announced=August 7, 2019 | ||
Line 15: | Line 16: | ||
|series=7002 | |series=7002 | ||
|locked=Yes | |locked=Yes | ||
− | |frequency=2, | + | |frequency=2,350 MHz |
|turbo frequency=3,350 MHz | |turbo frequency=3,350 MHz | ||
− | |clock multiplier= | + | |clock multiplier=23.5 |
|isa=x86-64 | |isa=x86-64 | ||
|isa family=x86 | |isa family=x86 | ||
Line 23: | Line 24: | ||
|core name=Rome | |core name=Rome | ||
|core family=23 | |core family=23 | ||
+ | |core model=49 | ||
+ | |core stepping=B0 | ||
|process=7 nm | |process=7 nm | ||
|process 2=14 nm | |process 2=14 nm | ||
Line 38: | Line 41: | ||
|predecessor link=amd/epyc/7451 | |predecessor link=amd/epyc/7451 | ||
}} | }} | ||
− | '''EPYC 7452''' is a {{arch|64}} [[dotriaconta-core]] [[x86]] server microprocessor designed and introduced by [[AMD]] in mid-[[2019]]. This [[multi-chip package|multi-chip processor]], which is based on the {{amd|Zen 2|Zen 2 microarchitecture|l=arch}}, incorporates logic fabricated [[TSMC]] [[7 nm process]] and I/O fabricated on [[GlobalFoundries]] [[14 nm process]]. The 7452 has a TDP of 155 W with a base frequency of 2. | + | '''EPYC 7452''' is a {{arch|64}} [[dotriaconta-core]] [[x86]] server microprocessor designed and introduced by [[AMD]] in mid-[[2019]]. This [[multi-chip package|multi-chip processor]], which is based on the {{amd|Zen 2|Zen 2 microarchitecture|l=arch}}, incorporates logic fabricated [[TSMC]] [[7 nm process]] and I/O fabricated on [[GlobalFoundries]] [[14 nm process]]. The 7452 has a TDP of 155 W with a base frequency of 2.35 GHz and a {{amd|precision boost|boost}} frequency of up to 3.35 GHz. This processor supports up to two-way [[symmetric multiprocessing|SMP]] and up to 4 TiB of eight channels DDR4-3200 memory per socket. |
== Cache == | == Cache == | ||
Line 50: | Line 53: | ||
|l1d break=32x32 KiB | |l1d break=32x32 KiB | ||
|l1d desc=8-way set associative | |l1d desc=8-way set associative | ||
+ | |l1d policy=write-back | ||
|l2 cache=16 MiB | |l2 cache=16 MiB | ||
|l2 break=32x512 KiB | |l2 break=32x512 KiB | ||
Line 65: | Line 69: | ||
|controllers=8 | |controllers=8 | ||
|channels=8 | |channels=8 | ||
− | |max bandwidth= | + | |max bandwidth=190.7 GiB/s |
− | |bandwidth schan= | + | |bandwidth schan=23.84 GiB/s |
− | |bandwidth dchan= | + | |bandwidth dchan=47.68 GiB/s |
− | |bandwidth qchan= | + | |bandwidth qchan=95.37 GiB/s |
− | |bandwidth hchan= | + | |bandwidth hchan=143.1 GiB/s |
− | |bandwidth ochan= | + | |bandwidth ochan=190.7 GiB/s |
}} | }} | ||
Line 85: | Line 89: | ||
}} | }} | ||
− | == Features == | + | == Features == |
{{x86 features | {{x86 features | ||
|real=Yes | |real=Yes | ||
Line 194: | Line 198: | ||
|amdpbod=No | |amdpbod=No | ||
}} | }} | ||
+ | |||
+ | == References == | ||
+ | * [https://www.amd.com/en/products/cpu/amd-epyc-7452 "AMD EPYC™ 7452"]. <i>AMD.com</i>. Retrieved October 2020. | ||
+ | * [https://www.amd.com/system/files/documents/AMD-EPYC-7002-Series-Datasheet.pdf "AMD EPYC™ 7002 Series Processors: A New Standard for the Modern Datacenter"], AMD Publ. #LE-70002, Rev. 02, April 2020 |
Latest revision as of 12:59, 9 June 2021
Edit Values | |
EPYC 7452 | |
General Info | |
Designer | AMD |
Manufacturer | TSMC, GlobalFoundries |
Model Number | 7452 |
Part Number | 100-000000057, 100-100000057WOF |
Market | Server |
Introduction | August 7, 2019 (announced) August 7, 2019 (launched) |
Release Price | $2025.00 (tray) |
Shop | Amazon |
General Specs | |
Family | EPYC |
Series | 7002 |
Locked | Yes |
Frequency | 2,350 MHz |
Turbo Frequency | 3,350 MHz |
Clock multiplier | 23.5 |
Microarchitecture | |
ISA | x86-64 (x86) |
Microarchitecture | Zen 2 |
Core Name | Rome |
Core Family | 23 |
Core Model | 49 |
Core Stepping | B0 |
Process | 7 nm, 14 nm |
Technology | CMOS |
MCP | Yes (5 dies) |
Word Size | 64 bit |
Cores | 32 |
Threads | 64 |
Max Memory | 4 TiB |
Multiprocessing | |
Max SMP | 2-Way (Multiprocessor) |
Electrical | |
TDP | 155 W |
Packaging | |
Package | SP3, FCLGA-4094 (FC-OLGA) |
Dimension | 75.4 mm × 58.5 mm × 6.26 mm |
Pitch | 0.87 mm × 1 mm |
Contacts | 4094 |
Socket | SP3, LGA-4094 |
Succession | |
EPYC 7452 is a 64-bit dotriaconta-core x86 server microprocessor designed and introduced by AMD in mid-2019. This multi-chip processor, which is based on the Zen 2 microarchitecture, incorporates logic fabricated TSMC 7 nm process and I/O fabricated on GlobalFoundries 14 nm process. The 7452 has a TDP of 155 W with a base frequency of 2.35 GHz and a boost frequency of up to 3.35 GHz. This processor supports up to two-way SMP and up to 4 TiB of eight channels DDR4-3200 memory per socket.
Cache[edit]
- Main article: Zen 2 § Cache
![]() |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||||||||||||||
|
Memory controller[edit]
![]() |
Integrated Memory Controller
|
|||||||||||||
|
Expansions[edit]
![]() |
Expansion Options |
||||
|
Features[edit]
[Edit/Modify Supported Features]
References[edit]
- "AMD EPYC™ 7452". AMD.com. Retrieved October 2020.
- "AMD EPYC™ 7002 Series Processors: A New Standard for the Modern Datacenter", AMD Publ. #LE-70002, Rev. 02, April 2020
Facts about "EPYC 7452 - AMD"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | EPYC 7452 - AMD#pcie + |
base frequency | 2,200 MHz (2.2 GHz, 2,200,000 kHz) + |
clock multiplier | 22 + |
core count | 32 + |
core family | 23 + |
core name | Rome + |
designer | AMD + |
die count | 5 + |
family | EPYC + |
first announced | August 7, 2019 + |
first launched | August 7, 2019 + |
full page name | amd/epyc/7452 + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has amd amd-v technology | true + |
has amd amd-vi technology | true + |
has amd precision boost 2 | true + |
has amd secure encrypted virtualization technology | true + |
has amd secure memory encryption technology | true + |
has amd sensemi technology | true + |
has amd transparent secure memory encryption technology | true + |
has ecc memory support | true + |
has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, SenseMI Technology + and Precision Boost 2 + |
has locked clock multiplier | true + |
has simultaneous multithreading | true + |
has x86 advanced encryption standard instruction set extension | true + |
instance of | microprocessor + |
is multi-chip package | true + |
isa | x86-64 + |
isa family | x86 + |
l1$ size | 2,048 KiB (2,097,152 B, 2 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 1,024 KiB (1,048,576 B, 1 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 1,024 KiB (1,048,576 B, 1 MiB) + |
l2$ description | 8-way set associative + |
l2$ size | 16 MiB (16,384 KiB, 16,777,216 B, 0.0156 GiB) + |
l3$ size | 128 MiB (131,072 KiB, 134,217,728 B, 0.125 GiB) + |
ldate | August 7, 2019 + |
manufacturer | TSMC + and GlobalFoundries + |
market segment | Server + |
max cpu count | 2 + |
max memory | 4,194,304 MiB (4,294,967,296 KiB, 4,398,046,511,104 B, 4,096 GiB, 4 TiB) + |
max memory bandwidth | 190.7 GiB/s (195,276.8 MiB/s, 204.763 GB/s, 204,762.566 MB/s, 0.186 TiB/s, 0.205 TB/s) + |
max memory channels | 8 + |
microarchitecture | Zen 2 + |
model number | 7452 + |
name | EPYC 7452 + |
package | SP3 + and FCLGA-4094 + |
part number | 100-000000057 + |
process | 7 nm (0.007 μm, 7.0e-6 mm) + and 14 nm (0.014 μm, 1.4e-5 mm) + |
release price | $ 2,025.00 (€ 1,822.50, £ 1,640.25, ¥ 209,243.25) + |
release price (tray) | $ 2,025.00 (€ 1,822.50, £ 1,640.25, ¥ 209,243.25) + |
series | 7002 + |
smp max ways | 2 + |
socket | SP3 + and LGA-4094 + |
supported memory type | DDR4-3200 + |
tdp | 155 W (155,000 mW, 0.208 hp, 0.155 kW) + |
technology | CMOS + |
thread count | 64 + |
turbo frequency | 3,350 MHz (3.35 GHz, 3,350,000 kHz) + |
word size | 64 bit (8 octets, 16 nibbles) + |