Difference between revisions of "intel/xeon w/w-3225"

	Edit Values
	Xeon W-3225
	General Info
Designer	Intel
Manufacturer	Intel
Model Number	W-3225
Part Number	CD8069504152705
S-Spec	SRFFB
Market	Workstation
Introduction	June 3, 2019 (announced); June 3, 2019 (launched)
Release Price	$1,199.00 (tray)
Shop	Amazon
	General Specs
Family	Xeon W
Series	W-3200
Locked	Yes
Frequency	3,700 MHz
Turbo Frequency	4,300 MHz (1 core)
Bus type	DMI 3.0
Bus rate	4 × 8 GT/s
Clock multiplier	37
	Microarchitecture
ISA	x86-64 (x86)
Microarchitecture	Cascade Lake
Core Name	Cascade Lake SP
Core Stepping	B1
Process	14 nm
Technology	CMOS
Word Size	64 bit
Cores	8
Threads	16
Max Memory	1 TiB
	Multiprocessing
Max SMP	1-Way (Uniprocessor)
	Electrical
TDP	160 W
	Packaging
Package	FCLGA-3647 (FCLGA)
Dimension	76.16 mm × 56.6 mm
Pitch	0.8585 mm × 0.9906 mm
Contacts	3647
Socket	Socket P, LGA-3647

Latest revision as of 23:25, 6 October 2019

W-3225 is a 64-bit octa-core x86 enterprise performance workstation microprocessor introduced by Intel in 2019. This processor is fabricated on an enhanced 14nm++ process based on the Cascade Lake microarchitecture. The W-3225 operates at 3.7 GHz with a TDP of 160 W, a turbo boost frequency of up to 4.3 GHz and a turbo boost max of 4.4 GHz. This chip supports up to 1 TiB of hexa-channel DDR4-2666 memory.

Cache[edit]

Main article: Cascade Lake § Cache

This processor has a non-default level 3 cache of 16.5 MiB, an amount usually found in the 12 cores part.

[Edit/Modify Cache Info]

Cache Organization

Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.

L1$

512 KiB

524,288 B
0.5 MiB

L1I$	256 KiB 262,144 B 0.25 MiB	8x32 KiB	8-way set associative
L1D$	256 KiB 262,144 B 0.25 MiB	8x32 KiB	8-way set associative	write-back

L2$

8 MiB

8,192 KiB
8,388,608 B
0.00781 GiB

		8x1 MiB	16-way set associative	write-back

L3$

16.5 MiB

16,896 KiB
17,301,504 B
0.0161 GiB

		12x1.375 MiB	11-way set associative	write-back

Memory controller[edit]

[Edit/Modify Memory Info]

Integrated Memory Controller

Max Type	DDR4-2666
Supports ECC	Yes
Max Mem	1 TiB
Controllers	2
Channels	6
Max Bandwidth	119.21 GiB/s 122,071.04 MiB/s 128.001 GB/s 128,000.763 MB/s 0.116 TiB/s 0.128 TB/s
Bandwidth	Single 19.87 GiB/s Double 39.74 GiB/s Quad 79.47 GiB/s Hexa 119.21 GiB/s

Expansions[edit]

[Edit/Modify Expansions Info]

Expansion Options

PCIe	Revision: 3.0
	Max Lanes: 64
	Configuration: x16, x8, x4, x1

Features[edit]

[Edit/Modify Supported Features]

Supported x86 Extensions & Processor Features

MMX	MMX Extension
EMMX	Extended MMX Extension
SSE	Streaming SIMD Extensions
SSE2	Streaming SIMD Extensions 2
SSE3	Streaming SIMD Extensions 3
SSSE3	Supplemental SSE3
SSE4.1	Streaming SIMD Extensions 4.1
SSE4.2	Streaming SIMD Extensions 4.2
AVX	Advanced Vector Extensions
AVX2	Advanced Vector Extensions 2
AVX-512	Advanced Vector 512-bit (2 Units)
AVX512F	AVX-512 Foundation
AVX512CD	AVX-512 Conflict Detection
AVX512BW	AVX-512 Byte and Word
AVX512DQ	AVX-512 Doubleword and Quadword Instructions
AVX512VL	AVX-512 Vector Length
AVX512_VNNI	AVX-512 Vector Neural Network Instructions
ABM	Advanced Bit Manipulation
BMI1	Bit Manipulation Instruction Set 1
BMI2	Bit Manipulation Instruction Set 2
FMA3	3-Operand Fused-Multiply-Add
AES	AES Encryption Instructions
RdRand	Hardware RNG
ADX	Multi-Precision Add-Carry
CLMUL	Carry-less Multiplication Extension
F16C	16-bit Floating Point Conversion

x86-16	16-bit x86
x86-32	32-bit x86
x86-64	64-bit x86
Real	Real Mode
Protected	Protected Mode
SMM	System Management Mode
FPU	Integrated x87 FPU
NX	No-eXecute
HT	Hyper-Threading
TBT 2.0	Turbo Boost Technology 2.0
TBMT 3.0	Turbo Boost Max Technology 3.0
EIST	Enhanced SpeedStep Technology
SST	Speed Shift Technology
TXT	Trusted Execution Technology (SMX)
vPro	Intel vPro
VT-x	VT-x (Virtualization)
VT-d	VT-d (I/O MMU virtualization)
EPT	Extended Page Tables (SLAT)
TSX	Transactional Synchronization Extensions
MPX	Memory Protection Extensions
Secure Key	Secure Key Technology
SMEP	OS Guard Technology
VMD	Volume Management Device
DL Boost	Deep Learning Boost
IPT	Identity Protection Technology

Documents[edit]

Xeon W-3200 Series Product Brief

@@ Line 1: / Line 1: @@
 {{intel title|Xeon W-3225}}
 {{chip
-|future=Yes
 |name=Xeon W-3225
-|no image=Yes
+|image=cascade lake sp (xeon w) (front).png
 |designer=Intel
 |manufacturer=Intel
 |model number=W-3225
 |part number=CD8069504152705
+|s-spec=SRFFB
 |market=Workstation
+|first announced=June 3, 2019
+|first launched=June 3, 2019
+|release price (tray)=$1,199.00
 |family=Xeon W
 |series=W-3200
 |locked=Yes
 |frequency=3,700 MHz
+|turbo frequency1=4,300 MHz
+|bus type=DMI 3.0
+|bus links=4
+|bus rate=8 GT/s
 |clock multiplier=37
 |isa=x86-64
 |isa family=x86
 |microarch=Cascade Lake
-|core name=Cascade Lake W
+|core name=Cascade Lake SP
+|core stepping=B1
 |process=14 nm
 |technology=CMOS
@@ Line 24: / Line 32: @@
 |thread count=16
 |max cpus=1
+|max memory=1 TiB
 |tdp=160 W
+|package name 1=intel,fclga_3647
 }}
-'''W-3225''' is a {{arch|64}} [[octa-core]] [[x86]] enterprise performance workstation microprocessor introduced by [[Intel]] in [[2019]]. This processors, which is fabricated on an enhanced [[14 nm process|14nm++ process]] based on the {{intel|Cascade Lake|l=arch}} microarchitecture, operates at 3.7 GHz with a [[TDP]] of 160 W and a {{intel|turbo boost}} frequency of up to ? GHz.
+'''W-3225''' is a {{arch|64}} [[octa-core]] [[x86]] enterprise performance workstation microprocessor introduced by [[Intel]] in [[2019]]. This processor is fabricated on an enhanced [[14 nm process|14nm++ process]] based on the {{intel|Cascade Lake|l=arch}} microarchitecture. The W-3225 operates at 3.7 GHz with a [[TDP]] of 160 W, a {{intel|turbo boost}} frequency of up to 4.3 GHz and a {{intel|turbo boost max}} of 4.4 GHz. This chip supports up to 1 TiB of hexa-channel DDR4-2666 memory.
-{{unknown features}}
+{{#set:intel turbo boost max technology 3 0 frequency=4.4 GHz}}
 == Cache ==
-{{main|intel/microarchitectures/skylake_(server)#Memory_Hierarchy|l1=Skylake § Cache}}
+{{main|intel/microarchitectures/cascade lake#Memory_Hierarchy|l1=Cascade Lake § Cache}}
+This processor has a non-default [[level 3 cache]] of 16.5 MiB, an amount usually found in the [[12 cores]] part.
 {{cache size
 |l1 cache=512 KiB
@@ Line 47: / Line 56: @@
 |l2 desc=16-way set associative
 |l2 policy=write-back
-|l3 cache=11 MiB
+|l3 cache=16.5 MiB
-|l3 break=8x1.375 MiB
+|l3 break=12x1.375 MiB
 |l3 desc=11-way set associative
 |l3 policy=write-back
@@ Line 55: / Line 64: @@
 == Memory controller ==
 {{memory controller
-|type=DDR4-2933
+|type=DDR4-2666
 |ecc=Yes
-|max mem=768 TiB
+|max mem=1 TiB
 |controllers=2
 |channels=6
-|max bandwidth=131.13 GiB/s
+|max bandwidth=119.21 GiB/s
-|bandwidth schan=21.86 GiB/s
+|bandwidth schan=19.87 GiB/s
-|bandwidth dchan=43.71 GiB/s
+|bandwidth dchan=39.74 GiB/s
-|bandwidth qchan=87.42 GiB/s
+|bandwidth qchan=79.47 GiB/s
-|bandwidth hchan=131.13 GiB/s
+|bandwidth hchan=119.21 GiB/s
 }}
@@ Line 73: / Line 82: @@
 |type=PCIe
 |pcie revision=3.0
-|pcie lanes=48
+|pcie lanes=64
 |pcie config=x16
 |pcie config 2=x8
@@ Line 112: / Line 121: @@
 |avx512vbmi=No
 |avx5124fmaps=No
+|avx512vnni=Yes
 |avx5124vnniw=No
 |avx512vpopcntdq=No
@@ Line 128: / Line 138: @@
 |clmul=Yes
 |f16c=Yes
+|bfloat16=No
 |tbt1=No
 |tbt2=Yes
-|tbmt3=No
+|tbmt3=Yes
+|tvb=No
 |bpt=No
 |eist=Yes
@@ Line 161: / Line 173: @@
 |osguard=Yes
 |intqat=No
+|dlboost=Yes
 |3dnow=No
 |e3dnow=No
@@ Line 174: / Line 187: @@
 |sensemi=No
 |xfr=No
+|xfr2=No
+|mxfr=No
+|amdpb=No
+|amdpb2=No
+|amdpbod=No
 }}
+== Documents ==
+* [[:File:w-3200-pb.pdf|Xeon W-3200 Series Product Brief]]

Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.	Xeon W-3225 - Intel#pcie +
base frequency	3,700 MHz (3.7 GHz, 3,700,000 kHz) +
bus links	4 +
bus rate	8,000 MT/s (8 GT/s, 8,000,000 kT/s) +
bus type	DMI 3.0 +
clock multiplier	37 +
core count	8 +
core name	Cascade Lake SP +
core stepping	B1 +
designer	Intel +
family	Xeon W +
first announced	June 3, 2019 +
first launched	June 3, 2019 +
full page name	intel/xeon w/w-3225 +
has advanced vector extensions	true +
has advanced vector extensions 2	true +
has advanced vector extensions 512	true +
has ecc memory support	true +
has extended page tables support	true +
has feature	Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Vector Extensions 512 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Turbo Boost Max Technology 3.0 +, Enhanced SpeedStep Technology +, Speed Shift Technology +, Trusted Execution Technology +, Intel vPro Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables +, Transactional Synchronization Extensions +, Memory Protection Extensions +, Secure Key Technology +, OS Guard +, Deep Learning Boost + and Identity Protection Technology +
has intel deep learning boost	true +
has intel enhanced speedstep technology	true +
has intel identity protection technology support	true +
has intel secure key technology	true +
has intel speed shift technology	true +
has intel supervisor mode execution protection	true +
has intel trusted execution technology	true +
has intel turbo boost max technology 3 0	true +
has intel turbo boost technology 2 0	true +
has intel vpro technology	true +
has intel vt-d technology	true +
has intel vt-x technology	true +
has locked clock multiplier	true +
has second level address translation support	true +
has simultaneous multithreading	true +
has transactional synchronization extensions	true +
has x86 advanced encryption standard instruction set extension	true +
instance of	microprocessor +
intel turbo boost max technology 3 0 frequency	4,400 MHz (4.4 GHz, 4,400,000 kHz) +
isa	x86-64 +
isa family	x86 +
l1$ size	512 KiB (524,288 B, 0.5 MiB) +
l1d$ description	8-way set associative +
l1d$ size	256 KiB (262,144 B, 0.25 MiB) +
l1i$ description	8-way set associative +
l1i$ size	256 KiB (262,144 B, 0.25 MiB) +
l2$ description	16-way set associative +
l2$ size	8 MiB (8,192 KiB, 8,388,608 B, 0.00781 GiB) +
l3$ description	11-way set associative +
l3$ size	16.5 MiB (16,896 KiB, 17,301,504 B, 0.0161 GiB) +
ldate	June 3, 2019 +
main image	+
manufacturer	Intel +
market segment	Workstation +
max cpu count	1 +
max memory	1,048,576 MiB (1,073,741,824 KiB, 1,099,511,627,776 B, 1,024 GiB, 1 TiB) +
max memory bandwidth	119.21 GiB/s (122,071.04 MiB/s, 128.001 GB/s, 128,000.763 MB/s, 0.116 TiB/s, 0.128 TB/s) +
max memory channels	6 +
microarchitecture	Cascade Lake +
model number	W-3225 +
name	Xeon W-3225 +
number of avx-512 execution units	2 +
package	FCLGA-3647 +
part number	CD8069504152705 +
process	14 nm (0.014 μm, 1.4e-5 mm) +
release price	$ 1,199.00 (€ 1,079.10, £ 971.19, ¥ 123,892.67) +
release price (tray)	$ 1,199.00 (€ 1,079.10, £ 971.19, ¥ 123,892.67) +
s-spec	SRFFB +
series	W-3200 +
smp max ways	1 +
socket	Socket P + and LGA-3647 +
supported memory type	DDR4-2666 +
tdp	160 W (160,000 mW, 0.215 hp, 0.16 kW) +
technology	CMOS +
thread count	16 +
turbo frequency (1 core)	4,300 MHz (4.3 GHz, 4,300,000 kHz) +
word size	64 bit (8 octets, 16 nibbles) +
x86/has memory protection extensions	true +

WikiChip

The Fuse Coverage

Social Media

Companies

Microarchitectures

Technology Nodes

Intel

AMD

ARM

Cavium

Samsung

Intel

AMD

Ampere

Apple

Cavium

HiSilicon

MediaTek

NXP

Qualcomm

Renesas