From WikiChip
Difference between revisions of "intel/core i5/i5-9500t"
(One intermediate revision by one other user not shown) | |||
Line 45: | Line 45: | ||
|package module 1={{packages/intel/lga-1151}} | |package module 1={{packages/intel/lga-1151}} | ||
}} | }} | ||
− | '''Core i5-9500T''' is a {{arch|64}} [[hexa-core]] mid-range performance [[x86]] desktop microprocessor introduced by [[Intel]] in early [[2019]]. This processor, which is based on the {{intel|Coffee Lake|l=arch}} microarchitecture, is manufactured on Intel's 3rd generation enhanced [[14 nm process|14nm++ process]]. The i5-9500T operates at a 2.2 GHz with a TDP of | + | '''Core i5-9500T''' is a {{arch|64}} [[hexa-core]] mid-range performance [[x86]] desktop microprocessor introduced by [[Intel]] in early [[2019]]. This processor, which is based on the {{intel|Coffee Lake|l=arch}} microarchitecture, is manufactured on Intel's 3rd generation enhanced [[14 nm process|14nm++ process]]. The i5-9500T operates at a 2.2 GHz with a TDP of 35 W and a {{intel|Turbo Boost}} frequency of up to 3.7 GHz. This chip supports up to 128 GiB of dual-channel DDR4-2666 memory. |
This chip supports a configurable TDP-down of 25 W with a frequency of 1.6 GHz. | This chip supports a configurable TDP-down of 25 W with a frequency of 1.6 GHz. | ||
Line 173: | Line 173: | ||
|avx512vbmi=No | |avx512vbmi=No | ||
|avx5124fmaps=No | |avx5124fmaps=No | ||
+ | |avx512vnni=No | ||
|avx5124vnniw=No | |avx5124vnniw=No | ||
|avx512vpopcntdq=No | |avx512vpopcntdq=No | ||
Line 188: | Line 189: | ||
|clmul=Yes | |clmul=Yes | ||
|f16c=Yes | |f16c=Yes | ||
+ | |bfloat16=No | ||
|tbt1=No | |tbt1=No | ||
|tbt2=Yes | |tbt2=Yes | ||
Line 221: | Line 223: | ||
|osguard=Yes | |osguard=Yes | ||
|intqat=No | |intqat=No | ||
+ | |dlboost=No | ||
|3dnow=No | |3dnow=No | ||
|e3dnow=No | |e3dnow=No |
Latest revision as of 06:18, 13 November 2019
Edit Values | ||||||||||||
Core i5-9500T | ||||||||||||
General Info | ||||||||||||
Designer | Intel | |||||||||||
Manufacturer | Intel | |||||||||||
Model Number | i5-9500T | |||||||||||
Part Number | CM8068403362510 | |||||||||||
S-Spec | SRF4D | |||||||||||
Market | Desktop | |||||||||||
Introduction | April 23, 2019 (announced) April 23, 2019 (launched) | |||||||||||
Release Price | $192.00 (tray) | |||||||||||
Shop | Amazon | |||||||||||
General Specs | ||||||||||||
Family | Core i5 | |||||||||||
Series | i5-9000 | |||||||||||
Locked | Yes | |||||||||||
Frequency | 2,200 MHz | |||||||||||
Turbo Frequency | 3,700 MHz (1 core) | |||||||||||
Bus type | DMI 3.0 | |||||||||||
Bus rate | 4 × 8 GT/s | |||||||||||
Clock multiplier | 22 | |||||||||||
Microarchitecture | ||||||||||||
ISA | x86-64 (x86) | |||||||||||
Microarchitecture | Coffee Lake | |||||||||||
Platform | Coffee Lake | |||||||||||
Chipset | Cannon Point | |||||||||||
Core Name | Coffee Lake R | |||||||||||
Core Family | 6 | |||||||||||
Core Model | 158 | |||||||||||
Core Stepping | U0 | |||||||||||
Process | 14 nm | |||||||||||
Technology | CMOS | |||||||||||
Die | 149 mm² | |||||||||||
Word Size | 64 bit | |||||||||||
Cores | 6 | |||||||||||
Threads | 6 | |||||||||||
Max Memory | 128 GiB | |||||||||||
Multiprocessing | ||||||||||||
Max SMP | 1-Way (Uniprocessor) | |||||||||||
Electrical | ||||||||||||
TDP | 35 W | |||||||||||
cTDP down | 25 W | |||||||||||
cTDP down frequency | 1,600 MHz | |||||||||||
Tjunction | 0 °C – 100 °C | |||||||||||
Packaging | ||||||||||||
|
Core i5-9500T is a 64-bit hexa-core mid-range performance x86 desktop microprocessor introduced by Intel in early 2019. This processor, which is based on the Coffee Lake microarchitecture, is manufactured on Intel's 3rd generation enhanced 14nm++ process. The i5-9500T operates at a 2.2 GHz with a TDP of 35 W and a Turbo Boost frequency of up to 3.7 GHz. This chip supports up to 128 GiB of dual-channel DDR4-2666 memory.
This chip supports a configurable TDP-down of 25 W with a frequency of 1.6 GHz.
Cache[edit]
- Main article: Coffee Lake § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
Memory controller[edit]
Integrated Memory Controller
|
||||||||||||||
|
Expansions[edit]
Expansion Options |
|||||
|
Graphics[edit]
Integrated Graphics Information
|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
[Edit] Coffee Lake (Gen9.5) Hardware Accelerated Video Capabilities | |||||||
---|---|---|---|---|---|---|---|
Codec | Encode | Decode | |||||
Profiles | Levels | Max Resolution | Profiles | Levels | Max Resolution | ||
MPEG-2 (H.262) | Main | High | 1080p (FHD) | Main | Main, High | 1080p (FHD) | |
MPEG-4 AVC (H.264) | High, Main | 5.1 | 2160p (4K) | Main, High, MVC, Stereo | 5.1 | 2160p (4K) | |
JPEG/MJPEG | Baseline | - | 16k x 16k | Baseline | Unified | 16k x 16k | |
HEVC (H.265) | Main | 5.1 | 2160p (4K) | Main, Main 10 | 5.1 | 2160p (4K) | |
VC-1 | ✘ | Advanced, Main, Simple | 3, High, Simple | 3840x3840 | |||
VP8 | Unified | Unified | N/A | 0 | Unified | 1080p | |
VP9 | 0 | 2160p (4K) | 0, 2 | Unified | 2160p (4K) |
Features[edit]
[Edit/Modify Supported Features]
Facts about "Core i5-9500T - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Core i5-9500T - Intel#package + |
base frequency | 2,200 MHz (2.2 GHz, 2,200,000 kHz) + |
bus links | 4 + |
bus rate | 8,000 MT/s (8 GT/s, 8,000,000 kT/s) + |
bus type | DMI 3.0 + |
chipset | Cannon Point + |
clock multiplier | 22 + |
core count | 6 + |
core family | 6 + |
core model | 158 + |
core name | Coffee Lake R + |
core stepping | U0 + |
designer | Intel + |
die area | 149 mm² (0.231 in², 1.49 cm², 149,000,000 µm²) + |
family | Core i5 + |
first announced | April 23, 2019 + |
first launched | April 23, 2019 + |
full page name | intel/core i5/i5-9500t + |
has locked clock multiplier | true + |
instance of | microprocessor + |
isa | x86-64 + |
isa family | x86 + |
ldate | April 23, 2019 + |
main image | + |
manufacturer | Intel + |
market segment | Desktop + |
max cpu count | 1 + |
max junction temperature | 373.15 K (100 °C, 212 °F, 671.67 °R) + |
max memory | 131,072 MiB (134,217,728 KiB, 137,438,953,472 B, 128 GiB, 0.125 TiB) + |
microarchitecture | Coffee Lake + |
min junction temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
model number | i5-9500T + |
name | Core i5-9500T + |
package | FCLGA-1151 + |
part number | CM8068403362510 + |
platform | Coffee Lake + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
release price | $ 192.00 (€ 172.80, £ 155.52, ¥ 19,839.36) + |
release price (tray) | $ 192.00 (€ 172.80, £ 155.52, ¥ 19,839.36) + |
s-spec | SRF4D + |
series | i5-9000 + |
smp max ways | 1 + |
socket | LGA-1151 + |
tdp | 35 W (35,000 mW, 0.0469 hp, 0.035 kW) + |
tdp down | 25 W (25,000 mW, 0.0335 hp, 0.025 kW) + |
tdp down frequency | 1,600 MHz (1.6 GHz, 1,600,000 kHz) + |
technology | CMOS + |
thread count | 6 + |
turbo frequency (1 core) | 3,700 MHz (3.7 GHz, 3,700,000 kHz) + |
word size | 64 bit (8 octets, 16 nibbles) + |