From WikiChip
Difference between revisions of "intel/xeon platinum/8256"
(Created page with "{{intel title|Xeon Platinum 8256}} {{chip}} '''Xeon Platinum 8256''' is a {{arch|64}} 4-core x86 multi-socket highest performance server microprocessor introduced by [...") |
|||
| (8 intermediate revisions by the same user not shown) | |||
| Line 1: | Line 1: | ||
{{intel title|Xeon Platinum 8256}} | {{intel title|Xeon Platinum 8256}} | ||
| − | {{chip}} | + | {{chip |
| − | '''Xeon Platinum 8256''' is a {{arch|64}} [[ | + | |name=Xeon Platinum 8256 |
| + | |image=cascade lake sp (front).png | ||
| + | |designer=Intel | ||
| + | |manufacturer=Intel | ||
| + | |model number=8256 | ||
| + | |part number=CD8069504194701 | ||
| + | |part number 2=BX806958256 | ||
| + | |s-spec=SRF94 | ||
| + | |s-spec qs=QRAP | ||
| + | |market=Server | ||
| + | |first announced=April 2, 2019 | ||
| + | |first launched=April 2, 2019 | ||
| + | |release price (tray)=$7007.00 | ||
| + | |release price (box)=$7014.00 | ||
| + | |family=Xeon Platinum | ||
| + | |series=8200 | ||
| + | |locked=Yes | ||
| + | |frequency=3,800 MHz | ||
| + | |turbo frequency1=3,900 MHz | ||
| + | |clock multiplier=38 | ||
| + | |cpuid=0x50655 | ||
| + | |isa=x86-64 | ||
| + | |isa family=x86 | ||
| + | |microarch=Cascade Lake | ||
| + | |platform=Purley | ||
| + | |chipset=Lewisburg | ||
| + | |core name=Cascade Lake SP | ||
| + | |core family=6 | ||
| + | |core stepping=B0 | ||
| + | |core stepping 2=B1 | ||
| + | |process=14 nm | ||
| + | |technology=CMOS | ||
| + | |word size=64 bit | ||
| + | |core count=4 | ||
| + | |thread count=8 | ||
| + | |max memory=1 TiB | ||
| + | |max cpus=8 | ||
| + | |smp interconnect=UPI | ||
| + | |smp interconnect links=3 | ||
| + | |smp interconnect rate=10.4 GT/s | ||
| + | |tdp=105 W | ||
| + | |package name 1=intel,fclga_3647 | ||
| + | |predecessor=Xeon Platinum 8156 | ||
| + | |predecessor link=intel/xeon_platinum/8156 | ||
| + | }} | ||
| + | '''Xeon Platinum 8256''' is a {{arch|64}} [[quad-core]] [[x86]] high-performance server microprocessor introduced by [[Intel]] in early [[2019]]. The Platinum 8256 is based on the {{intel|Cascade Lake|l=arch}} microarchitecture and is manufactured on a [[14 nm process]]. This chip supports 8-way multiprocessing, sports 2 {{x86|AVX-512}} [[FMA]] units as well as three {{intel|Ultra Path Interconnect}} links. This microprocessor supports up 1 TiB of hexa-channel DDR4-2933 memory, operates at 3.8 GHz with a TDP of 105 W and features a {{intel|turbo boost}} frequency of up to 3.9 GHz. | ||
| + | |||
| + | == Cache == | ||
| + | {{main|intel/microarchitectures/cascade_lake#Memory_Hierarchy|l1=Cascade Lake § Cache}} | ||
| + | The Xeon Platinum 8256 features a considerably larger non-default 16.5 MiB of [[L3]], a size that would normally be found on a 12-core part. | ||
| + | {{cache size | ||
| + | |l1 cache=256 KiB | ||
| + | |l1i cache=128 KiB | ||
| + | |l1i break=4x32 KiB | ||
| + | |l1i desc=8-way set associative | ||
| + | |l1d cache=128 KiB | ||
| + | |l1d break=4x32 KiB | ||
| + | |l1d desc=8-way set associative | ||
| + | |l1d policy=write-back | ||
| + | |l2 cache=4 MiB | ||
| + | |l2 break=4x1 MiB | ||
| + | |l2 desc=16-way set associative | ||
| + | |l2 policy=write-back | ||
| + | |l3 cache=16.5 MiB | ||
| + | |l3 break=12x1.375 MiB | ||
| + | |l3 desc=11-way set associative | ||
| + | |l3 policy=write-back | ||
| + | }} | ||
| + | |||
| + | == Memory controller == | ||
| + | {{memory controller | ||
| + | |type=DDR4-2933 | ||
| + | |ecc=Yes | ||
| + | |max mem=1 TiB | ||
| + | |controllers=2 | ||
| + | |channels=6 | ||
| + | |max bandwidth=131.13 GiB/s | ||
| + | |bandwidth schan=21.86 GiB/s | ||
| + | |bandwidth dchan=43.71 GiB/s | ||
| + | |bandwidth qchan=87.42 GiB/s | ||
| + | |bandwidth hchan=131.13 GiB/s | ||
| + | }} | ||
| + | |||
| + | == Expansions == | ||
| + | {{expansions main | ||
| + | | | ||
| + | {{expansions entry | ||
| + | |type=PCIe | ||
| + | |pcie revision=3.0 | ||
| + | |pcie lanes=48 | ||
| + | |pcie config=1x16 | ||
| + | |pcie config 2=x8 | ||
| + | |pcie config 3=x4 | ||
| + | }} | ||
| + | }} | ||
| + | |||
| + | == Features == | ||
| + | {{x86 features | ||
| + | |real=Yes | ||
| + | |protected=Yes | ||
| + | |smm=Yes | ||
| + | |fpu=Yes | ||
| + | |x8616=Yes | ||
| + | |x8632=Yes | ||
| + | |x8664=Yes | ||
| + | |nx=Yes | ||
| + | |mmx=Yes | ||
| + | |emmx=Yes | ||
| + | |sse=Yes | ||
| + | |sse2=Yes | ||
| + | |sse3=Yes | ||
| + | |ssse3=Yes | ||
| + | |sse41=Yes | ||
| + | |sse42=Yes | ||
| + | |sse4a=No | ||
| + | |avx=Yes | ||
| + | |avx2=Yes | ||
| + | |avx512f=Yes | ||
| + | |avx512cd=Yes | ||
| + | |avx512er=No | ||
| + | |avx512pf=No | ||
| + | |avx512bw=Yes | ||
| + | |avx512dq=Yes | ||
| + | |avx512vl=Yes | ||
| + | |avx512ifma=No | ||
| + | |avx512vbmi=No | ||
| + | |avx5124fmaps=No | ||
| + | |avx512vnni=Yes | ||
| + | |avx5124vnniw=No | ||
| + | |avx512vpopcntdq=No | ||
| + | |avx512units=2 | ||
| + | |abm=Yes | ||
| + | |tbm=No | ||
| + | |bmi1=Yes | ||
| + | |bmi2=Yes | ||
| + | |fma3=Yes | ||
| + | |fma4=No | ||
| + | |aes=Yes | ||
| + | |rdrand=Yes | ||
| + | |sha=No | ||
| + | |xop=No | ||
| + | |adx=Yes | ||
| + | |clmul=Yes | ||
| + | |f16c=Yes | ||
| + | |bfloat16=No | ||
| + | |tbt1=No | ||
| + | |tbt2=Yes | ||
| + | |tbmt3=No | ||
| + | |bpt=No | ||
| + | |eist=Yes | ||
| + | |sst=Yes | ||
| + | |flex=No | ||
| + | |fastmem=No | ||
| + | |ivmd=Yes | ||
| + | |intelnodecontroller=Yes | ||
| + | |intelnode=Yes | ||
| + | |kpt=Yes | ||
| + | |ptt=Yes | ||
| + | |intelrunsure=Yes | ||
| + | |mbe=Yes | ||
| + | |isrt=No | ||
| + | |sba=No | ||
| + | |mwt=No | ||
| + | |sipp=No | ||
| + | |att=No | ||
| + | |ipt=No | ||
| + | |tsx=Yes | ||
| + | |txt=Yes | ||
| + | |ht=Yes | ||
| + | |vpro=Yes | ||
| + | |vtx=Yes | ||
| + | |vtd=Yes | ||
| + | |ept=Yes | ||
| + | |mpx=No | ||
| + | |sgx=No | ||
| + | |securekey=No | ||
| + | |osguard=No | ||
| + | |intqat=No | ||
| + | |dlboost=Yes | ||
| + | |3dnow=No | ||
| + | |e3dnow=No | ||
| + | |smartmp=No | ||
| + | |powernow=No | ||
| + | |amdvi=No | ||
| + | |amdv=No | ||
| + | |amdsme=No | ||
| + | |amdtsme=No | ||
| + | |amdsev=No | ||
| + | |rvi=No | ||
| + | |smt=No | ||
| + | |sensemi=No | ||
| + | |xfr=No | ||
| + | |xfr2=No | ||
| + | |mxfr=No | ||
| + | |amdpb=No | ||
| + | |amdpb2=No | ||
| + | |amdpbod=No | ||
| + | }} | ||
| + | |||
| + | == Frequencies == | ||
| + | {{see also|intel/frequency_behavior|l1=Intel's CPU Frequency Behavior}} | ||
| + | {{frequency table | ||
| + | |freq_base=3,800MHz | ||
| + | |freq_1=3,900MHz | ||
| + | |freq_2=3,900MHz | ||
| + | |freq_3=3,900MHz | ||
| + | |freq_4=3,900MHz | ||
| + | |freq_avx2_base=3,300MHz | ||
| + | |freq_avx2_1=3,700MHz | ||
| + | |freq_avx2_2=3,700MHz | ||
| + | |freq_avx2_3=3,700MHz | ||
| + | |freq_avx2_4=3,700MHz | ||
| + | |freq_avx512_base=2,700MHz | ||
| + | |freq_avx512_1=3,700MHz | ||
| + | |freq_avx512_2=3,700MHz | ||
| + | |freq_avx512_3=3,500MHz | ||
| + | |freq_avx512_4=3,500MHz | ||
| + | }} | ||
Latest revision as of 01:38, 29 December 2019
| Edit Values | |
| Xeon Platinum 8256 | |
| General Info | |
| Designer | Intel |
| Manufacturer | Intel |
| Model Number | 8256 |
| Part Number | CD8069504194701, BX806958256 |
| S-Spec | SRF94 QRAP (QS) |
| Market | Server |
| Introduction | April 2, 2019 (announced) April 2, 2019 (launched) |
| Release Price | $7007.00 (tray) $7014.00 (box) |
| Shop | Amazon |
| General Specs | |
| Family | Xeon Platinum |
| Series | 8200 |
| Locked | Yes |
| Frequency | 3,800 MHz |
| Turbo Frequency | 3,900 MHz (1 core) |
| Clock multiplier | 38 |
| CPUID | 0x50655 |
| Microarchitecture | |
| ISA | x86-64 (x86) |
| Microarchitecture | Cascade Lake |
| Platform | Purley |
| Chipset | Lewisburg |
| Core Name | Cascade Lake SP |
| Core Family | 6 |
| Core Stepping | B0, B1 |
| Process | 14 nm |
| Technology | CMOS |
| Word Size | 64 bit |
| Cores | 4 |
| Threads | 8 |
| Max Memory | 1 TiB |
| Multiprocessing | |
| Max SMP | 8-Way (Multiprocessor) |
| Interconnect | UPI |
| Interconnect Links | 3 |
| Interconnect Rate | 10.4 GT/s |
| Electrical | |
| TDP | 105 W |
| Packaging | |
| Package | FCLGA-3647 (FCLGA) |
| Dimension | 76.16 mm × 56.6 mm |
| Pitch | 0.8585 mm × 0.9906 mm |
| Contacts | 3647 |
| Socket | Socket P, LGA-3647 |
| Succession | |
Xeon Platinum 8256 is a 64-bit quad-core x86 high-performance server microprocessor introduced by Intel in early 2019. The Platinum 8256 is based on the Cascade Lake microarchitecture and is manufactured on a 14 nm process. This chip supports 8-way multiprocessing, sports 2 AVX-512 FMA units as well as three Ultra Path Interconnect links. This microprocessor supports up 1 TiB of hexa-channel DDR4-2933 memory, operates at 3.8 GHz with a TDP of 105 W and features a turbo boost frequency of up to 3.9 GHz.
Cache[edit]
- Main article: Cascade Lake § Cache
The Xeon Platinum 8256 features a considerably larger non-default 16.5 MiB of L3, a size that would normally be found on a 12-core part.
|
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
|||||||||||||||||||||||||||||||||||||
Memory controller[edit]
|
Integrated Memory Controller
|
||||||||||||||
|
||||||||||||||
Expansions[edit]
Expansion Options |
|||||
|
|||||
Features[edit]
[Edit/Modify Supported Features]
Frequencies[edit]
- See also: Intel's CPU Frequency Behavior
| Mode | Base | Turbo Frequency/Active Cores | |||
|---|---|---|---|---|---|
| 1 | 2 | 3 | 4 | ||
| Normal | 3,800MHz | 3,900MHz | 3,900MHz | 3,900MHz | 3,900MHz |
| AVX2 | 3,300MHz | 3,700MHz | 3,700MHz | 3,700MHz | 3,700MHz |
| AVX512 | 2,700MHz | 3,700MHz | 3,700MHz | 3,500MHz | 3,500MHz |
Facts about "Xeon Platinum 8256 - Intel"
| Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Xeon Platinum 8256 - Intel#pcie + |
| base frequency | 3,800 MHz (3.8 GHz, 3,800,000 kHz) + |
| chipset | Lewisburg + |
| clock multiplier | 38 + |
| core count | 4 + |
| core family | 6 + |
| core name | Cascade Lake SP + |
| core stepping | B1 + and B0 + |
| cpuid | 0x50655 + |
| designer | Intel + |
| family | Xeon Platinum + |
| first announced | April 2, 2019 + |
| first launched | April 2, 2019 + |
| full page name | intel/xeon platinum/8256 + |
| has advanced vector extensions | true + |
| has advanced vector extensions 2 | true + |
| has advanced vector extensions 512 | true + |
| has ecc memory support | true + |
| has extended page tables support | true + |
| has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Vector Extensions 512 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Speed Shift Technology +, Trusted Execution Technology +, Intel vPro Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables +, Transactional Synchronization Extensions + and Deep Learning Boost + |
| has intel deep learning boost | true + |
| has intel enhanced speedstep technology | true + |
| has intel speed shift technology | true + |
| has intel trusted execution technology | true + |
| has intel turbo boost technology 2 0 | true + |
| has intel vpro technology | true + |
| has intel vt-d technology | true + |
| has intel vt-x technology | true + |
| has locked clock multiplier | true + |
| has second level address translation support | true + |
| has simultaneous multithreading | true + |
| has transactional synchronization extensions | true + |
| has x86 advanced encryption standard instruction set extension | true + |
| instance of | microprocessor + |
| isa | x86-64 + |
| isa family | x86 + |
| l1$ size | 256 KiB (262,144 B, 0.25 MiB) + |
| l1d$ description | 8-way set associative + |
| l1d$ size | 128 KiB (131,072 B, 0.125 MiB) + |
| l1i$ description | 8-way set associative + |
| l1i$ size | 128 KiB (131,072 B, 0.125 MiB) + |
| l2$ description | 16-way set associative + |
| l2$ size | 4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) + |
| l3$ description | 11-way set associative + |
| l3$ size | 16.5 MiB (16,896 KiB, 17,301,504 B, 0.0161 GiB) + |
| ldate | April 2, 2019 + |
| main image | |
| manufacturer | Intel + |
| market segment | Server + |
| max cpu count | 8 + |
| max memory | 1,048,576 MiB (1,073,741,824 KiB, 1,099,511,627,776 B, 1,024 GiB, 1 TiB) + |
| max memory bandwidth | 131.13 GiB/s (134,277.12 MiB/s, 140.8 GB/s, 140,799.765 MB/s, 0.128 TiB/s, 0.141 TB/s) + |
| max memory channels | 6 + |
| microarchitecture | Cascade Lake + |
| model number | 8256 + |
| name | Xeon Platinum 8256 + |
| number of avx-512 execution units | 2 + |
| package | FCLGA-3647 + |
| part number | CD8069504194701 + and BX806958256 + |
| platform | Purley + |
| process | 14 nm (0.014 μm, 1.4e-5 mm) + |
| release price | $ 7,007.00 (€ 6,306.30, £ 5,675.67, ¥ 724,033.31) + and $ 7,014.00 (€ 6,312.60, £ 5,681.34, ¥ 724,756.62) + |
| release price (box) | $ 7,014.00 (€ 6,312.60, £ 5,681.34, ¥ 724,756.62) + |
| release price (tray) | $ 7,007.00 (€ 6,306.30, £ 5,675.67, ¥ 724,033.31) + |
| s-spec | SRF94 + |
| s-spec (qs) | QRAP + |
| series | 8200 + |
| smp interconnect | UPI + |
| smp interconnect links | 3 + |
| smp interconnect rate | 10.4 GT/s + |
| smp max ways | 8 + |
| socket | Socket P + and LGA-3647 + |
| supported memory type | DDR4-2933 + |
| tdp | 105 W (105,000 mW, 0.141 hp, 0.105 kW) + |
| technology | CMOS + |
| thread count | 8 + |
| turbo frequency (1 core) | 3,900 MHz (3.9 GHz, 3,900,000 kHz) + |
| word size | 64 bit (8 octets, 16 nibbles) + |