Difference between revisions of "intel/xeon platinum/8260y"

	Edit Values
	Xeon Platinum 8260Y
	General Info
Designer	Intel
Manufacturer	Intel
Model Number	8260Y
Part Number	CD8069504200902
S-Spec	SRF9F; QRC1 (QS)
Market	Server
Introduction	April 2, 2019 (announced); April 2, 2019 (launched)
Release Price	$5,320.00 (tray)
Shop	Amazon
	General Specs
Family	Xeon Platinum
Series	8200
Locked	Yes
Frequency	2,400 MHz
Turbo Frequency	3,900 MHz (1 core)
Clock multiplier	24
CPUID	0x50655
	Microarchitecture
ISA	x86-64 (x86)
Microarchitecture	Cascade Lake
Platform	Purley
Chipset	Lewisburg
Core Name	Cascade Lake SP
Core Family	6
Core Stepping	B0, B1
Process	14 nm
Technology	CMOS
Word Size	64 bit
Cores	24
Threads	48
Max Memory	1 TiB
	Multiprocessing
Max SMP	8-Way (Multiprocessor)
Interconnect	UPI
Interconnect Links	3
Interconnect Rate	10.4 GT/s
	Electrical
TDP	165 W
	Packaging
Package	FCLGA-3647 (FCLGA)
Dimension	76.16 mm × 56.6 mm
Pitch	0.8585 mm × 0.9906 mm
Contacts	3647
Socket	Socket P, LGA-3647

Latest revision as of 01:38, 29 December 2019

Xeon Platinum 8260Y is a 64-bit 24-core x86 high-performance server microprocessor introduced by Intel in early 2019. The Platinum 8260Y is based on the Cascade Lake microarchitecture and is manufactured on a 14 nm process. This chip supports 8-way multiprocessing, sports 2 AVX-512 FMA units as well as three Ultra Path Interconnect links. This microprocessor supports up 1 TiB of hexa-channel DDR4-2933 memory, operates at 2.4 GHz with a TDP of 165 W and features a turbo boost frequency of up to 3.9 GHz.

As indicated by the "Y" suffix, this model features Speed Select Technology (SST). It can be configured at 3 different core counts and frequencies - 24 cores, 20 cores, and 16 cores.

Cache[edit]

Main article: Cascade Lake § Cache

The Xeon Platinum 8260Y features a larger non-default 35.75 MiB of L3, a size that would normally be found on a 26-core part.

[Edit/Modify Cache Info]

Cache Organization

Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.

L1$

1.5 MiB

1,536 KiB
1,572,864 B

L1I$	768 KiB 786,432 B 0.75 MiB	24x32 KiB	8-way set associative
L1D$	768 KiB 786,432 B 0.75 MiB	24x32 KiB	8-way set associative	write-back

L2$

24 MiB

24,576 KiB
25,165,824 B
0.0234 GiB

		24x1 MiB	16-way set associative	write-back

L3$

35.75 MiB

36,608 KiB
37,486,592 B
0.0349 GiB

		26x1.375 MiB	11-way set associative	write-back

Memory controller[edit]

[Edit/Modify Memory Info]

Integrated Memory Controller

Max Type	DDR4-2933
Supports ECC	Yes
Max Mem	1 TiB
Controllers	2
Channels	6
Max Bandwidth	131.13 GiB/s 134,277.12 MiB/s 140.8 GB/s 140,799.765 MB/s 0.128 TiB/s 0.141 TB/s
Bandwidth	Single 21.86 GiB/s Double 43.71 GiB/s Quad 87.42 GiB/s Hexa 131.13 GiB/s

Expansions[edit]

[Edit/Modify Expansions Info]

Expansion Options

PCIe	Revision: 3.0
	Max Lanes: 48
	Configuration: 1x16, x8, x4

Features[edit]

[Edit/Modify Supported Features]

Supported x86 Extensions & Processor Features

MMX	MMX Extension
EMMX	Extended MMX Extension
SSE	Streaming SIMD Extensions
SSE2	Streaming SIMD Extensions 2
SSE3	Streaming SIMD Extensions 3
SSSE3	Supplemental SSE3
SSE4.1	Streaming SIMD Extensions 4.1
SSE4.2	Streaming SIMD Extensions 4.2
AVX	Advanced Vector Extensions
AVX2	Advanced Vector Extensions 2
AVX-512	Advanced Vector 512-bit (2 Units)
AVX512F	AVX-512 Foundation
AVX512CD	AVX-512 Conflict Detection
AVX512BW	AVX-512 Byte and Word
AVX512DQ	AVX-512 Doubleword and Quadword Instructions
AVX512VL	AVX-512 Vector Length
AVX512_VNNI	AVX-512 Vector Neural Network Instructions
ABM	Advanced Bit Manipulation
BMI1	Bit Manipulation Instruction Set 1
BMI2	Bit Manipulation Instruction Set 2
FMA3	3-Operand Fused-Multiply-Add
AES	AES Encryption Instructions
RdRand	Hardware RNG
ADX	Multi-Precision Add-Carry
CLMUL	Carry-less Multiplication Extension
F16C	16-bit Floating Point Conversion

x86-16	16-bit x86
x86-32	32-bit x86
x86-64	64-bit x86
Real	Real Mode
Protected	Protected Mode
SMM	System Management Mode
FPU	Integrated x87 FPU
NX	No-eXecute
HT	Hyper-Threading
TBT 2.0	Turbo Boost Technology 2.0
EIST	Enhanced SpeedStep Technology
SST	Speed Shift Technology
TXT	Trusted Execution Technology (SMX)
vPro	Intel vPro
VT-x	VT-x (Virtualization)
VT-d	VT-d (I/O MMU virtualization)
EPT	Extended Page Tables (SLAT)
TSX	Transactional Synchronization Extensions
VMD	Volume Management Device
NM	Node Manager
KPT	Key Protection Technology
PTT	Platform Trust Technology
Run Sure	Run Sure Technology (RAS Capability)
MBE Ctrl	Mode-Based Execute Control
Node Ctrlr	Node Controller Support
DL Boost	Deep Learning Boost

Frequencies[edit]

See also: Intel's CPU Frequency Behavior

[Modify Frequency Info]

Mode	Base	Turbo Frequency/Active Cores
Mode	Base	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24
Normal	2,400MHz	3,900MHz	3,900MHz	3,700MHz	3,700MHz	3,600MHz	3,600MHz	3,600MHz	3,600MHz	3,600MHz	3,600MHz	3,600MHz	3,600MHz	3,600MHz	3,600MHz	3,600MHz	3,600MHz	3,300MHz	3,300MHz	3,300MHz	3,300MHz	3,100MHz	3,100MHz	3,100MHz	3,100MHz
AVX2	1,900MHz	3,700MHz	3,700MHz	3,500MHz	3,500MHz	3,400MHz	3,400MHz	3,400MHz	3,400MHz	3,300MHz	3,300MHz	3,300MHz	3,300MHz	3,000MHz	3,000MHz	3,000MHz	3,000MHz	2,700MHz	2,700MHz	2,700MHz	2,700MHz	2,600MHz	2,600MHz	2,600MHz	2,600MHz
AVX512	1,500MHz	3,700MHz	3,700MHz	3,500MHz	3,500MHz	3,400MHz	3,400MHz	3,400MHz	3,400MHz	3,000MHz	3,000MHz	3,000MHz	3,000MHz	2,600MHz	2,600MHz	2,600MHz	2,600MHz	2,400MHz	2,400MHz	2,400MHz	2,400MHz	2,300MHz	2,300MHz	2,300MHz	2,300MHz

@@ Line 2: / Line 2: @@
 {{chip
 |name=Xeon Platinum 8260Y
-|image=skylake sp (basic).png
+|image=cascade lake sp (front).png
 |designer=Intel
 |manufacturer=Intel
 |model number=8260Y
+|part number=CD8069504200902
+|s-spec=SRF9F
+|s-spec qs=QRC1
 |market=Server
-|first announced=December 2018
+|first announced=April 2, 2019
-|first launched=December 2018
+|first launched=April 2, 2019
+|release price (tray)=$5,320.00
 |family=Xeon Platinum
-|series=8000
+|series=8200
+|locked=Yes
 |frequency=2,400 MHz
 |turbo frequency1=3,900 MHz
@@ Line 22: / Line 27: @@
 |core name=Cascade Lake SP
 |core family=6
+|core stepping=B0
+|core stepping 2=B1
 |process=14 nm
 |technology=CMOS
@@ Line 27: / Line 34: @@
 |core count=24
 |thread count=48
+|max memory=1 TiB
 |max cpus=8
+|smp interconnect=UPI
+|smp interconnect links=3
+|smp interconnect rate=10.4 GT/s
 |tdp=165 W
-|package module 1={{packages/intel/fclga-3647}}
+|package name 1=intel,fclga_3647
 }}
-'''Xeon Platinum 8260Y''' is a {{arch|64}} [[24-core]] [[x86]] multi-socket highest performance server microprocessor expected to be introduced by [[Intel]] in late 2018. This chip supports up to 8-way multiprocessing. The Platinum 8260Y, which is based on the {{intel|Cascade Lake|l=arch}} microarchitecture and is manufactured on a [[14 nm process|14 nm++ process]], sports 2 {{x86|AVX-512}} [[FMA]] units as well as three {{intel|Ultra Path Interconnect}} links. This microprocessor, which operates at 2.3 GHz with a TDP of 165 W and a {{intel|turbo boost}} frequency of up to 3.9 GHz, supports up ? GiB of hexa-channel DDR4-2666 memory.
+'''Xeon Platinum 8260Y''' is a {{arch|64}} [[24-core]] [[x86]] high-performance server microprocessor introduced by [[Intel]] in early [[2019]]. The Platinum 8260Y is based on the {{intel|Cascade Lake|l=arch}} microarchitecture and is manufactured on a [[14 nm process]]. This chip supports 8-way multiprocessing, sports 2 {{x86|AVX-512}} [[FMA]] units as well as three {{intel|Ultra Path Interconnect}} links. This microprocessor supports up 1 TiB of hexa-channel DDR4-2933 memory, operates at 2.4 GHz with a TDP of 165 W and features a {{intel|turbo boost}} frequency of up to 3.9 GHz.
+As indicated by the "''Y''" suffix, this model features {{intel|Speed Select Technology}} (SST). It can be configured at 3 different core counts and frequencies - 24 cores, 20 cores, and 16 cores.
 == Cache ==
 {{main|intel/microarchitectures/cascade lake#Memory_Hierarchy|l1=Cascade Lake § Cache}}
+The Xeon Platinum 8260Y features a larger non-default 35.75 MiB of [[L3]], a size that would normally be found on a 26-core part.
 {{cache size
 |l1 cache=1.5 MiB
@@ Line 48: / Line 63: @@
 |l2 desc=16-way set associative
 |l2 policy=write-back
-|l3 cache=33 MiB
+|l3 cache=35.75 MiB
-|l3 break=24x1.375 MiB
+|l3 break=26x1.375 MiB
 |l3 desc=11-way set associative
 |l3 policy=write-back
@@ Line 56: / Line 71: @@
 == Memory controller ==
 {{memory controller
-|type=DDR4-2666
+|type=DDR4-2933
 |ecc=Yes
-|max mem=? GiB
+|max mem=1 TiB
 |controllers=2
 |channels=6
-|max bandwidth=119.21 GiB/s
+|max bandwidth=131.13 GiB/s
-|bandwidth schan=19.87 GiB/s
+|bandwidth schan=21.86 GiB/s
-|bandwidth dchan=39.74 GiB/s
+|bandwidth dchan=43.71 GiB/s
-|bandwidth qchan=79.47 GiB/s
+|bandwidth qchan=87.42 GiB/s
-|bandwidth hchan=119.21 GiB/s
+|bandwidth hchan=131.13 GiB/s
 }}
 == Expansions ==
-{{expansions
+{{expansions main
-| pcie revision      = 3.0
+|
-| pcie lanes         = 48
+{{expansions entry
-| pcie config        = x16
+|type=PCIe
-| pcie config 2      = x8
+|pcie revision=3.0
-| pcie config 3      = x4
+|pcie lanes=48
+|pcie config=1x16
+|pcie config 2=x8
+|pcie config 3=x4
+}}
 }}
@@ Line 111: / Line 130: @@
 |avx5124vnniw=No
 |avx512vpopcntdq=No
+|avx512units=2
 |abm=Yes
 |tbm=No
@@ Line 177: / Line 197: @@
 |amdpb2=No
 |amdpbod=No
+}}
+== Frequencies ==
+{{see also|intel/frequency_behavior|l1=Intel's CPU Frequency Behavior}}
+{{frequency table
+|freq_base=2,400MHz
+|freq_1=3,900MHz
+|freq_2=3,900MHz
+|freq_3=3,700MHz
+|freq_4=3,700MHz
+|freq_5=3,600MHz
+|freq_6=3,600MHz
+|freq_7=3,600MHz
+|freq_8=3,600MHz
+|freq_9=3,600MHz
+|freq_10=3,600MHz
+|freq_11=3,600MHz
+|freq_12=3,600MHz
+|freq_13=3,600MHz
+|freq_14=3,600MHz
+|freq_15=3,600MHz
+|freq_16=3,600MHz
+|freq_17=3,300MHz
+|freq_18=3,300MHz
+|freq_19=3,300MHz
+|freq_20=3,300MHz
+|freq_21=3,100MHz
+|freq_22=3,100MHz
+|freq_23=3,100MHz
+|freq_24=3,100MHz
+|freq_avx2_base=1,900MHz
+|freq_avx2_1=3,700MHz
+|freq_avx2_2=3,700MHz
+|freq_avx2_3=3,500MHz
+|freq_avx2_4=3,500MHz
+|freq_avx2_5=3,400MHz
+|freq_avx2_6=3,400MHz
+|freq_avx2_7=3,400MHz
+|freq_avx2_8=3,400MHz
+|freq_avx2_9=3,300MHz
+|freq_avx2_10=3,300MHz
+|freq_avx2_11=3,300MHz
+|freq_avx2_12=3,300MHz
+|freq_avx2_13=3,000MHz
+|freq_avx2_14=3,000MHz
+|freq_avx2_15=3,000MHz
+|freq_avx2_16=3,000MHz
+|freq_avx2_17=2,700MHz
+|freq_avx2_18=2,700MHz
+|freq_avx2_19=2,700MHz
+|freq_avx2_20=2,700MHz
+|freq_avx2_21=2,600MHz
+|freq_avx2_22=2,600MHz
+|freq_avx2_23=2,600MHz
+|freq_avx2_24=2,600MHz
+|freq_avx512_base=1,500MHz
+|freq_avx512_1=3,700MHz
+|freq_avx512_2=3,700MHz
+|freq_avx512_3=3,500MHz
+|freq_avx512_4=3,500MHz
+|freq_avx512_5=3,400MHz
+|freq_avx512_6=3,400MHz
+|freq_avx512_7=3,400MHz
+|freq_avx512_8=3,400MHz
+|freq_avx512_9=3,000MHz
+|freq_avx512_10=3,000MHz
+|freq_avx512_11=3,000MHz
+|freq_avx512_12=3,000MHz
+|freq_avx512_13=2,600MHz
+|freq_avx512_14=2,600MHz
+|freq_avx512_15=2,600MHz
+|freq_avx512_16=2,600MHz
+|freq_avx512_17=2,400MHz
+|freq_avx512_18=2,400MHz
+|freq_avx512_19=2,400MHz
+|freq_avx512_20=2,400MHz
+|freq_avx512_21=2,300MHz
+|freq_avx512_22=2,300MHz
+|freq_avx512_23=2,300MHz
+|freq_avx512_24=2,300MHz
 }}

Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.	Xeon Platinum 8260Y - Intel#io +
base frequency	2,400 MHz (2.4 GHz, 2,400,000 kHz) +
chipset	Lewisburg +
clock multiplier	24 +
core count	24 +
core family	6 +
core name	Cascade Lake SP +
cpuid	0x50655 +
designer	Intel +
family	Xeon Platinum +
first announced	December 2018 +
first launched	December 2018 +
full page name	intel/xeon platinum/8260y +
has advanced vector extensions	true +
has advanced vector extensions 2	true +
has advanced vector extensions 512	true +
has ecc memory support	true +
has extended page tables support	true +
has feature	Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Vector Extensions 512 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Speed Shift Technology +, Trusted Execution Technology +, Intel vPro Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables +, Transactional Synchronization Extensions + and Deep Learning Boost +
has intel deep learning boost	true +
has intel enhanced speedstep technology	true +
has intel speed shift technology	true +
has intel trusted execution technology	true +
has intel turbo boost technology 2 0	true +
has intel vpro technology	true +
has intel vt-d technology	true +
has intel vt-x technology	true +
has second level address translation support	true +
has simultaneous multithreading	true +
has transactional synchronization extensions	true +
has x86 advanced encryption standard instruction set extension	true +
instance of	microprocessor +
isa	x86-64 +
isa family	x86 +
l1$ size	1,536 KiB (1,572,864 B, 1.5 MiB) +
l1d$ description	8-way set associative +
l1d$ size	768 KiB (786,432 B, 0.75 MiB) +
l1i$ description	8-way set associative +
l1i$ size	768 KiB (786,432 B, 0.75 MiB) +
l2$ description	16-way set associative +
l2$ size	24 MiB (24,576 KiB, 25,165,824 B, 0.0234 GiB) +
l3$ description	11-way set associative +
l3$ size	33 MiB (33,792 KiB, 34,603,008 B, 0.0322 GiB) +
ldate	December 2018 +
main image	+
manufacturer	Intel +
market segment	Server +
max cpu count	8 +
max memory bandwidth	119.21 GiB/s (122,071.04 MiB/s, 128.001 GB/s, 128,000.763 MB/s, 0.116 TiB/s, 0.128 TB/s) +
max memory channels	6 +
max pcie lanes	48 +
microarchitecture	Cascade Lake +
model number	8260Y +
name	Xeon Platinum 8260Y +
platform	Purley +
process	14 nm (0.014 μm, 1.4e-5 mm) +
series	8000 +
smp max ways	8 +
supported memory type	DDR4-2666 +
tdp	165 W (165,000 mW, 0.221 hp, 0.165 kW) +
technology	CMOS +
thread count	48 +
turbo frequency (1 core)	3,900 MHz (3.9 GHz, 3,900,000 kHz) +
word size	64 bit (8 octets, 16 nibbles) +

WikiChip

The Fuse Coverage

Social Media

Companies

Microarchitectures

Technology Nodes

Intel

AMD

ARM

Cavium

Samsung

Intel

AMD

Ampere

Apple

Cavium

HiSilicon

MediaTek

NXP

Qualcomm

Renesas