From WikiChip
Difference between revisions of "amd/a6/a6-9220c"
(Corrected package name.) |
|||
(One intermediate revision by one other user not shown) | |||
Line 29: | Line 29: | ||
|temp min=0° C | |temp min=0° C | ||
|temp max=90 °C | |temp max=90 °C | ||
− | |package name 1=amd, | + | |package name 1=amd,fp4 |
}} | }} | ||
'''A6-9220C''' is a {{arch|64}} [[dual-core]] ultra-low power [[x86]] mobile microprocessor introduced by [[AMD]] in early [[2019]]. This processor is based on AMD's {{amd|Excavator|Excavator microarchitecture|l=arch}} and is fabricated on a [[28 nm process]]. The A6-9220C operates at a base frequency of 1.8 GHz with a [[TDP]] of 6 W and a {{amd|Turbo Core|turbo}} frequency of 2.7 GHz. This APU supports single-channel DDR4-1866 memory and incorporates {{amd|Radeon R5 series}} graphics operating at up to 720 MHz. | '''A6-9220C''' is a {{arch|64}} [[dual-core]] ultra-low power [[x86]] mobile microprocessor introduced by [[AMD]] in early [[2019]]. This processor is based on AMD's {{amd|Excavator|Excavator microarchitecture|l=arch}} and is fabricated on a [[28 nm process]]. The A6-9220C operates at a base frequency of 1.8 GHz with a [[TDP]] of 6 W and a {{amd|Turbo Core|turbo}} frequency of 2.7 GHz. This APU supports single-channel DDR4-1866 memory and incorporates {{amd|Radeon R5 series}} graphics operating at up to 720 MHz. | ||
Line 134: | Line 134: | ||
|avx512vbmi=No | |avx512vbmi=No | ||
|avx5124fmaps=No | |avx5124fmaps=No | ||
+ | |avx512vnni=No | ||
|avx5124vnniw=No | |avx5124vnniw=No | ||
|avx512vpopcntdq=No | |avx512vpopcntdq=No | ||
|abm=Yes | |abm=Yes | ||
− | |tbm= | + | |tbm=Yes |
|bmi1=Yes | |bmi1=Yes | ||
|bmi2=Yes | |bmi2=Yes | ||
Line 144: | Line 145: | ||
|aes=Yes | |aes=Yes | ||
|rdrand=Yes | |rdrand=Yes | ||
− | |sha= | + | |sha=No |
− | |xop= | + | |xop=Yes |
− | |adx= | + | |adx=No |
|clmul=Yes | |clmul=Yes | ||
|f16c=Yes | |f16c=Yes | ||
+ | |bfloat16=No | ||
|tbt1=No | |tbt1=No | ||
|tbt2=No | |tbt2=No | ||
Line 182: | Line 184: | ||
|osguard=No | |osguard=No | ||
|intqat=No | |intqat=No | ||
+ | |dlboost=No | ||
|3dnow=No | |3dnow=No | ||
|e3dnow=No | |e3dnow=No | ||
Line 192: | Line 195: | ||
|amdsev=No | |amdsev=No | ||
|rvi=No | |rvi=No | ||
− | |smt= | + | |smt=No |
− | |sensemi= | + | |sensemi=No |
|xfr=No | |xfr=No | ||
+ | |xfr2=No | ||
|mxfr=No | |mxfr=No | ||
|amdpb=No | |amdpb=No | ||
|amdpb2=No | |amdpb2=No | ||
+ | |amdpbod=No | ||
}} | }} |
Latest revision as of 23:02, 25 March 2023
Edit Values | |
A6-9220C | |
General Info | |
Designer | AMD |
Manufacturer | GlobalFoundries |
Model Number | A6-9220C |
Part Number | AM922CANN23AC |
Market | Mobile |
Introduction | January 6, 2019 (announced) January 6, 2019 (launched) |
Shop | Amazon |
General Specs | |
Family | A6 |
Series | A6-9000 |
Locked | Yes |
Frequency | 1,800 MHz |
Turbo Frequency | 2,700 MHz (1 core) |
Clock multiplier | 18 |
Microarchitecture | |
ISA | x86-64 (x86) |
Microarchitecture | Excavator |
Core Name | Bristol Ridge |
Process | 28 nm |
Technology | CMOS |
Word Size | 64 bit |
Cores | 2 |
Threads | 2 |
Multiprocessing | |
Max SMP | 1-Way (Uniprocessor) |
Electrical | |
TDP | 6 W |
OP Temperature | 0° C – 90 °C |
Packaging | |
Package | BGA-968, FP4 |
Package Type | Organic Micro Ball Grid Array |
Dimension | 37 mm × 29 mm |
Pitch | 0.8 mm |
Contacts | 968 |
A6-9220C is a 64-bit dual-core ultra-low power x86 mobile microprocessor introduced by AMD in early 2019. This processor is based on AMD's Excavator microarchitecture and is fabricated on a 28 nm process. The A6-9220C operates at a base frequency of 1.8 GHz with a TDP of 6 W and a turbo frequency of 2.7 GHz. This APU supports single-channel DDR4-1866 memory and incorporates Radeon R5 series graphics operating at up to 720 MHz.
Cache[edit]
- Main article: Excavator § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||
|
Memory controller[edit]
Integrated Memory Controller
|
||||||||||||
|
Expansions[edit]
Expansion Options |
|||||
|
Graphics[edit]
Integrated Graphics Information
|
||||||||||||||||
|
Features[edit]
[Edit/Modify Supported Features]
Supported x86 Extensions & Processor Features
|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
Facts about "A6-9220C - AMD"