From WikiChip
Difference between revisions of "amd/a4/a4-9120c"
(→Graphics) |
(Corrected package name.) |
||
(2 intermediate revisions by 2 users not shown) | |||
Line 19: | Line 19: | ||
|isa family=x86 | |isa family=x86 | ||
|microarch=Excavator | |microarch=Excavator | ||
− | |core name= | + | |core name=Stoney Ridge |
|process=28 nm | |process=28 nm | ||
|technology=CMOS | |technology=CMOS | ||
Line 29: | Line 29: | ||
|temp min=0° C | |temp min=0° C | ||
|temp max=90 °C | |temp max=90 °C | ||
− | |package name 1=amd, | + | |package name 1=amd,fp4 |
}} | }} | ||
'''A4-9120C''' is a {{arch|64}} [[dual-core]] ultra-low power [[x86]] mobile microprocessor introduced by [[AMD]] in early [[2019]]. This processor is based on AMD's {{amd|Excavator|Excavator microarchitecture|l=arch}} and is fabricated on a [[28 nm process]]. The A4-9120C operates at a base frequency of 1.6 GHz with a [[TDP]] of 6 W and a {{amd|Turbo Core|turbo}} frequency of 2.4 GHz. This APU supports single-channel DDR4-1866 memory and incorporates {{amd|Radeon R4 series}} graphics operating at up to 600 MHz. | '''A4-9120C''' is a {{arch|64}} [[dual-core]] ultra-low power [[x86]] mobile microprocessor introduced by [[AMD]] in early [[2019]]. This processor is based on AMD's {{amd|Excavator|Excavator microarchitecture|l=arch}} and is fabricated on a [[28 nm process]]. The A4-9120C operates at a base frequency of 1.6 GHz with a [[TDP]] of 6 W and a {{amd|Turbo Core|turbo}} frequency of 2.4 GHz. This APU supports single-channel DDR4-1866 memory and incorporates {{amd|Radeon R4 series}} graphics operating at up to 600 MHz. | ||
Line 101: | Line 101: | ||
| max res vga = | | max res vga = | ||
| max res vga freq = | | max res vga freq = | ||
+ | }} | ||
+ | |||
+ | == Features == | ||
+ | {{x86 features | ||
+ | |real=Yes | ||
+ | |protected=Yes | ||
+ | |smm=Yes | ||
+ | |fpu=Yes | ||
+ | |x8616=Yes | ||
+ | |x8632=Yes | ||
+ | |x8664=Yes | ||
+ | |nx=Yes | ||
+ | |mmx=Yes | ||
+ | |emmx=Yes | ||
+ | |sse=Yes | ||
+ | |sse2=Yes | ||
+ | |sse3=Yes | ||
+ | |ssse3=Yes | ||
+ | |sse41=Yes | ||
+ | |sse42=Yes | ||
+ | |sse4a=Yes | ||
+ | |avx=Yes | ||
+ | |avx2=Yes | ||
+ | |avx512f=No | ||
+ | |avx512cd=No | ||
+ | |avx512er=No | ||
+ | |avx512pf=No | ||
+ | |avx512bw=No | ||
+ | |avx512dq=No | ||
+ | |avx512vl=No | ||
+ | |avx512ifma=No | ||
+ | |avx512vbmi=No | ||
+ | |avx5124fmaps=No | ||
+ | |avx512vnni=No | ||
+ | |avx5124vnniw=No | ||
+ | |avx512vpopcntdq=No | ||
+ | |abm=Yes | ||
+ | |tbm=Yes | ||
+ | |bmi1=Yes | ||
+ | |bmi2=Yes | ||
+ | |fma3=Yes | ||
+ | |fma4=No | ||
+ | |aes=Yes | ||
+ | |rdrand=Yes | ||
+ | |sha=No | ||
+ | |xop=Yes | ||
+ | |adx=No | ||
+ | |clmul=Yes | ||
+ | |f16c=Yes | ||
+ | |bfloat16=No | ||
+ | |tbt1=No | ||
+ | |tbt2=No | ||
+ | |tbmt3=No | ||
+ | |bpt=No | ||
+ | |eist=No | ||
+ | |sst=No | ||
+ | |flex=No | ||
+ | |fastmem=No | ||
+ | |ivmd=No | ||
+ | |intelnodecontroller=No | ||
+ | |intelnode=No | ||
+ | |kpt=No | ||
+ | |ptt=No | ||
+ | |intelrunsure=No | ||
+ | |mbe=No | ||
+ | |isrt=No | ||
+ | |sba=No | ||
+ | |mwt=No | ||
+ | |sipp=No | ||
+ | |att=No | ||
+ | |ipt=No | ||
+ | |tsx=No | ||
+ | |txt=No | ||
+ | |ht=No | ||
+ | |vpro=No | ||
+ | |vtx=No | ||
+ | |vtd=No | ||
+ | |ept=No | ||
+ | |mpx=No | ||
+ | |sgx=No | ||
+ | |securekey=No | ||
+ | |osguard=No | ||
+ | |intqat=No | ||
+ | |dlboost=No | ||
+ | |3dnow=No | ||
+ | |e3dnow=No | ||
+ | |smartmp=No | ||
+ | |powernow=No | ||
+ | |amdvi=Yes | ||
+ | |amdv=Yes | ||
+ | |amdsme=No | ||
+ | |amdtsme=No | ||
+ | |amdsev=No | ||
+ | |rvi=No | ||
+ | |smt=No | ||
+ | |sensemi=No | ||
+ | |xfr=No | ||
+ | |xfr2=No | ||
+ | |mxfr=No | ||
+ | |amdpb=No | ||
+ | |amdpb2=No | ||
+ | |amdpbod=No | ||
}} | }} |
Latest revision as of 23:02, 25 March 2023
Edit Values | |
A4-9120C | |
General Info | |
Designer | AMD |
Manufacturer | GlobalFoundries |
Model Number | A4-9120C |
Part Number | AM912CANN23AC |
Market | Mobile |
Introduction | January 6, 2019 (announced) January 6, 2019 (launched) |
Shop | Amazon |
General Specs | |
Family | A4 |
Series | A4-9000 |
Locked | Yes |
Frequency | 1,600 MHz |
Turbo Frequency | 2,400 MHz (1 core) |
Clock multiplier | 16 |
Microarchitecture | |
ISA | x86-64 (x86) |
Microarchitecture | Excavator |
Core Name | Stoney Ridge |
Process | 28 nm |
Technology | CMOS |
Word Size | 64 bit |
Cores | 2 |
Threads | 2 |
Multiprocessing | |
Max SMP | 1-Way (Uniprocessor) |
Electrical | |
TDP | 6 W |
OP Temperature | 0° C – 90 °C |
Packaging | |
Package | BGA-968, FP4 |
Package Type | Organic Micro Ball Grid Array |
Dimension | 37 mm × 29 mm |
Pitch | 0.8 mm |
Contacts | 968 |
A4-9120C is a 64-bit dual-core ultra-low power x86 mobile microprocessor introduced by AMD in early 2019. This processor is based on AMD's Excavator microarchitecture and is fabricated on a 28 nm process. The A4-9120C operates at a base frequency of 1.6 GHz with a TDP of 6 W and a turbo frequency of 2.4 GHz. This APU supports single-channel DDR4-1866 memory and incorporates Radeon R4 series graphics operating at up to 600 MHz.
Cache[edit]
- Main article: Excavator § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||
|
Memory controller[edit]
Integrated Memory Controller
|
||||||||||||
|
Expansions[edit]
Expansion Options |
|||||
|
Graphics[edit]
Integrated Graphics Information
|
||||||||||||||||
|
Features[edit]
[Edit/Modify Supported Features]
Supported x86 Extensions & Processor Features
|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
Facts about "A4-9120C - AMD"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | A4-9120C - AMD#pcie + |
base frequency | 1,600 MHz (1.6 GHz, 1,600,000 kHz) + |
clock multiplier | 16 + |
core count | 2 + |
core name | Bristol Ridge + |
designer | AMD + |
family | A4 + |
first announced | January 6, 2019 + |
first launched | January 6, 2019 + |
full page name | amd/a4/a4-9120c + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has amd amd-v technology | true + |
has amd amd-vi technology | true + |
has ecc memory support | false + |
has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 + and Advanced Encryption Standard Instruction Set Extension + |
has locked clock multiplier | true + |
has x86 advanced encryption standard instruction set extension | true + |
instance of | microprocessor + |
integrated gpu | Radeon R4 Series + |
integrated gpu designer | AMD + |
integrated gpu execution units | 3 + |
integrated gpu max frequency | 600 MHz (0.6 GHz, 600,000 KHz) + |
isa | x86-64 + |
isa family | x86 + |
l1$ size | 160 KiB (163,840 B, 0.156 MiB) + |
l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l1i$ size | 96 KiB (98,304 B, 0.0938 MiB) + |
l2$ size | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + |
ldate | January 6, 2019 + |
manufacturer | GlobalFoundries + |
market segment | Mobile + |
max cpu count | 1 + |
max memory bandwidth | 13.91 GiB/s (14,243.84 MiB/s, 14.936 GB/s, 14,935.749 MB/s, 0.0136 TiB/s, 0.0149 TB/s) + |
max memory channels | 1 + |
max operating temperature | 90 °C + |
microarchitecture | Excavator + |
min operating temperature | 0° C + |
model number | A4-9120C + |
name | A4-9120C + |
part number | AM912CANN23AC + |
process | 28 nm (0.028 μm, 2.8e-5 mm) + |
series | A4-9000 + |
smp max ways | 1 + |
supported memory type | DDR4-1866 + |
tdp | 6 W (6,000 mW, 0.00805 hp, 0.006 kW) + |
technology | CMOS + |
thread count | 2 + |
turbo frequency (1 core) | 2,400 MHz (2.4 GHz, 2,400,000 kHz) + |
word size | 64 bit (8 octets, 16 nibbles) + |