From WikiChip
Difference between revisions of "intel/xeon gold/6252"
< intel‎ | xeon gold

(Intel(R) Xeon(R) Gold 6252 CPU @ 2.10GHz)
 
 
(14 intermediate revisions by the same user not shown)
Line 2: Line 2:
 
{{chip
 
{{chip
 
|name=Xeon Gold 6252
 
|name=Xeon Gold 6252
−
|image=skylake sp (basic).png
+
|image=cascade lake sp (front).png
 
|designer=Intel
 
|designer=Intel
 
|manufacturer=Intel
 
|manufacturer=Intel
 
|model number=6252
 
|model number=6252
 +
|part number=CD8069504194401
 +
|part number 2=BX806956252
 +
|s-spec=SRF91
 +
|s-spec qs=QRAL
 
|market=Server
 
|market=Server
−
|first announced=December, 2018
+
|first announced=April 2, 2019
−
|first launched=December, 2018
+
|first launched=April 2, 2019
 +
|release price (tray)=$3,655.00
 +
|release price (box)=$3,662.00
 
|family=Xeon Gold
 
|family=Xeon Gold
−
|series=6000
+
|series=6200
 
|locked=Yes
 
|locked=Yes
 
|frequency=2,100 MHz
 
|frequency=2,100 MHz
 
|turbo frequency1=3,700 MHz
 
|turbo frequency1=3,700 MHz
 +
|bus type=DMI 3.0
 +
|bus links=4
 +
|bus rate=8 GT/s
 
|clock multiplier=21
 
|clock multiplier=21
−
|cpuid=0x50655
 
 
|isa=x86-64
 
|isa=x86-64
 
|isa family=x86
 
|isa family=x86
Line 23: Line 31:
 
|core name=Cascade Lake SP
 
|core name=Cascade Lake SP
 
|core family=6
 
|core family=6
 +
|core model=85
 +
|core stepping=B0
 
|process=14 nm
 
|process=14 nm
 
|technology=CMOS
 
|technology=CMOS
Line 28: Line 38:
 
|core count=24
 
|core count=24
 
|thread count=48
 
|thread count=48
 +
|max memory=1 TiB
 
|max cpus=4
 
|max cpus=4
−
|package module 1={{packages/intel/fclga-3647}}
+
|smp interconnect=UPI
 +
|smp interconnect links=3
 +
|smp interconnect rate=10.4 GT/s
 +
|tdp=150 W
 +
|tcase min=0 °C
 +
|tcase max=86 °C
 +
|package name 1=intel,fclga_3647
 +
|predecessor=Xeon Gold 6152
 +
|predecessor link=intel/xeon_gold/6152
 
}}
 
}}
−
'''Xeon Gold 6252''' is a {{arch|64}} [[24-core]] [[x86]] multi-socket high performance server microprocessor expected to be introduced by [[Intel]] in late 2018. This chip supports up to 4-way multiprocessing. The Gold 6252, which is based on the {{intel|Cascade Lake|l=arch}} microarchitecture and is manufactured on a [[14 nm process|14 nm++ process]], sports 2 {{x86|AVX-512}} [[FMA]] units as well as three {{intel|Ultra Path Interconnect}} links. This microprocessor, which operates at 2.1 GHz with a TDP of ? W and a {{intel|turbo boost}} frequency of up to 3.7 GHz, supports up ? GiB of hexa-channel DDR4-2666 memory.
+
'''Xeon Gold 6252''' is a {{arch|64}} [[24-core]] [[x86]] high performance server microprocessor introduced by [[Intel]] in early [[2019]]. The Gold 6252 is based on the {{intel|Cascade Lake|l=arch}} microarchitecture and is manufactured on a [[14 nm process]]. This chip supports 4-way multiprocessing, sports 2 {{x86|AVX-512}} [[FMA]] units as well as three {{intel|Ultra Path Interconnect}} links. This microprocessor supports up 1 TiB of hexa-channel DDR4-2933 memory, operates at 2.1 GHz with a TDP of 150 W and features a {{intel|turbo boost}} frequency of up to 3.7 GHz.
 +
 
  
 
== Cache ==
 
== Cache ==
 
{{main|intel/microarchitectures/cascade lake#Memory_Hierarchy|l1=Cascade Lake § Cache}}
 
{{main|intel/microarchitectures/cascade lake#Memory_Hierarchy|l1=Cascade Lake § Cache}}
 +
The Xeon Gold 6252 features a larger non-default 35.75 MiB of [[L3]], a size that would normally be found on a 26-core part.
 
{{cache size
 
{{cache size
 
|l1 cache=1.5 MiB
 
|l1 cache=1.5 MiB
Line 48: Line 69:
 
|l2 desc=16-way set associative
 
|l2 desc=16-way set associative
 
|l2 policy=write-back
 
|l2 policy=write-back
−
|l3 cache=33 MiB
+
|l3 cache=35.75 MiB
−
|l3 break=24x1.375 MiB
+
|l3 break=26x1.375 MiB
 
|l3 desc=11-way set associative
 
|l3 desc=11-way set associative
 
|l3 policy=write-back
 
|l3 policy=write-back
Line 56: Line 77:
 
== Memory controller ==
 
== Memory controller ==
 
{{memory controller
 
{{memory controller
−
|type=DDR4-2666
+
|type=DDR4-2933
 
|ecc=Yes
 
|ecc=Yes
−
|max mem=? GiB
+
|max mem=1 TiB
 
|controllers=2
 
|controllers=2
 
|channels=6
 
|channels=6
−
|max bandwidth=119.21 GiB/s
+
|max bandwidth=131.13 GiB/s
−
|bandwidth schan=19.87 GiB/s
+
|bandwidth schan=21.86 GiB/s
−
|bandwidth dchan=39.74 GiB/s
+
|bandwidth dchan=43.71 GiB/s
−
|bandwidth qchan=79.47 GiB/s
+
|bandwidth qchan=87.42 GiB/s
−
|bandwidth hchan=119.21 GiB/s
+
|bandwidth hchan=131.13 GiB/s
 
}}
 
}}
  
 
== Expansions ==
 
== Expansions ==
−
{{expansions
+
{{expansions main
−
| pcie revision     = 3.0
+
|
−
| pcie lanes         = 48
+
{{expansions entry
−
| pcie config       = x16
+
|type=PCIe
−
| pcie config 2     = x8
+
|pcie revision=3.0
−
| pcie config 3     = x4
+
|pcie lanes=48
 +
|pcie config=1x16
 +
|pcie config 2=x8
 +
|pcie config 3=x4
 +
}}
 
}}
 
}}
  
Line 108: Line 133:
 
|avx512vbmi=No
 
|avx512vbmi=No
 
|avx5124fmaps=No
 
|avx5124fmaps=No
 +
|avx512vnni=Yes
 
|avx5124vnniw=No
 
|avx5124vnniw=No
 
|avx512vpopcntdq=No
 
|avx512vpopcntdq=No
Line 123: Line 149:
 
|clmul=Yes
 
|clmul=Yes
 
|f16c=Yes
 
|f16c=Yes
 +
|bfloat16=No
 
|tbt1=No
 
|tbt1=No
 
|tbt2=Yes
 
|tbt2=Yes
Line 132: Line 159:
 
|fastmem=No
 
|fastmem=No
 
|ivmd=Yes
 
|ivmd=Yes
−
|intelnodecontroller=Yes
+
|intelnodecontroller=No
 
|intelnode=Yes
 
|intelnode=Yes
 
|kpt=Yes
 
|kpt=Yes
Line 155: Line 182:
 
|securekey=No
 
|securekey=No
 
|osguard=No
 
|osguard=No
 +
|intqat=No
 +
|dlboost=Yes
 
|3dnow=No
 
|3dnow=No
 
|e3dnow=No
 
|e3dnow=No
Line 168: Line 197:
 
|sensemi=No
 
|sensemi=No
 
|xfr=No
 
|xfr=No
 +
|xfr2=No
 +
|mxfr=No
 +
|amdpb=No
 +
|amdpb2=No
 +
|amdpbod=No
 +
}}
 +
 +
== Frequencies ==
 +
{{see also|intel/frequency_behavior|l1=Intel's CPU Frequency Behavior}}
 +
{{frequency table
 +
|freq_base=2,100MHz
 +
|freq_1=3,700MHz
 +
|freq_2=3,700MHz
 +
|freq_3=3,500MHz
 +
|freq_4=3,500MHz
 +
|freq_5=3,400MHz
 +
|freq_6=3,400MHz
 +
|freq_7=3,400MHz
 +
|freq_8=3,400MHz
 +
|freq_9=3,400MHz
 +
|freq_10=3,400MHz
 +
|freq_11=3,400MHz
 +
|freq_12=3,400MHz
 +
|freq_13=3,200MHz
 +
|freq_14=3,200MHz
 +
|freq_15=3,200MHz
 +
|freq_16=3,200MHz
 +
|freq_17=3,000MHz
 +
|freq_18=3,000MHz
 +
|freq_19=3,000MHz
 +
|freq_20=3,000MHz
 +
|freq_21=2,800MHz
 +
|freq_22=2,800MHz
 +
|freq_23=2,800MHz
 +
|freq_24=2,800MHz
 +
|freq_avx2_base=1,700MHz
 +
|freq_avx2_1=3,600MHz
 +
|freq_avx2_2=3,600MHz
 +
|freq_avx2_3=3,400MHz
 +
|freq_avx2_4=3,400MHz
 +
|freq_avx2_5=3,300MHz
 +
|freq_avx2_6=3,300MHz
 +
|freq_avx2_7=3,300MHz
 +
|freq_avx2_8=3,300MHz
 +
|freq_avx2_9=3,100MHz
 +
|freq_avx2_10=3,100MHz
 +
|freq_avx2_11=3,100MHz
 +
|freq_avx2_12=3,100MHz
 +
|freq_avx2_13=2,800MHz
 +
|freq_avx2_14=2,800MHz
 +
|freq_avx2_15=2,800MHz
 +
|freq_avx2_16=2,800MHz
 +
|freq_avx2_17=2,500MHz
 +
|freq_avx2_18=2,500MHz
 +
|freq_avx2_19=2,500MHz
 +
|freq_avx2_20=2,500MHz
 +
|freq_avx2_21=2,400MHz
 +
|freq_avx2_22=2,400MHz
 +
|freq_avx2_23=2,400MHz
 +
|freq_avx2_24=2,400MHz
 +
|freq_avx512_base=1,300MHz
 +
|freq_avx512_1=3,500MHz
 +
|freq_avx512_2=3,500MHz
 +
|freq_avx512_3=3,300MHz
 +
|freq_avx512_4=3,300MHz
 +
|freq_avx512_5=3,000MHz
 +
|freq_avx512_6=3,000MHz
 +
|freq_avx512_7=3,000MHz
 +
|freq_avx512_8=3,000MHz
 +
|freq_avx512_9=2,600MHz
 +
|freq_avx512_10=2,600MHz
 +
|freq_avx512_11=2,600MHz
 +
|freq_avx512_12=2,600MHz
 +
|freq_avx512_13=2,300MHz
 +
|freq_avx512_14=2,300MHz
 +
|freq_avx512_15=2,300MHz
 +
|freq_avx512_16=2,300MHz
 +
|freq_avx512_17=2,100MHz
 +
|freq_avx512_18=2,100MHz
 +
|freq_avx512_19=2,100MHz
 +
|freq_avx512_20=2,100MHz
 +
|freq_avx512_21=2,000MHz
 +
|freq_avx512_22=2,000MHz
 +
|freq_avx512_23=2,000MHz
 +
|freq_avx512_24=2,000MHz
 
}}
 
}}

Latest revision as of 01:18, 29 December 2019

Edit Values
Xeon Gold 6252
cascade lake sp (front).png
General Info
DesignerIntel
ManufacturerIntel
Model Number6252
Part NumberCD8069504194401,
BX806956252
S-SpecSRF91
QRAL (QS)
MarketServer
IntroductionApril 2, 2019 (announced)
April 2, 2019 (launched)
Release Price$3,655.00 (tray)
$3,662.00 (box)
ShopAmazon
General Specs
FamilyXeon Gold
Series6200
LockedYes
Frequency2,100 MHz
Turbo Frequency3,700 MHz (1 core)
Bus typeDMI 3.0
Bus rate4 × 8 GT/s
Clock multiplier21
Microarchitecture
ISAx86-64 (x86)
MicroarchitectureCascade Lake
PlatformPurley
ChipsetLewisburg
Core NameCascade Lake SP
Core Family6
Core Model85
Core SteppingB0
Process14 nm
TechnologyCMOS
Word Size64 bit
Cores24
Threads48
Max Memory1 TiB
Multiprocessing
Max SMP4-Way (Multiprocessor)
InterconnectUPI
Interconnect Links3
Interconnect Rate10.4 GT/s
Electrical
TDP150 W
Tcase0 °C – 86 °C
Packaging
PackageFCLGA-3647 (FCLGA)
Dimension76.16 mm × 56.6 mm
Pitch0.8585 mm × 0.9906 mm
Contacts3647
SocketSocket P, LGA-3647
Succession

Xeon Gold 6252 is a 64-bit 24-core x86 high performance server microprocessor introduced by Intel in early 2019. The Gold 6252 is based on the Cascade Lake microarchitecture and is manufactured on a 14 nm process. This chip supports 4-way multiprocessing, sports 2 AVX-512 FMA units as well as three Ultra Path Interconnect links. This microprocessor supports up 1 TiB of hexa-channel DDR4-2933 memory, operates at 2.1 GHz with a TDP of 150 W and features a turbo boost frequency of up to 3.7 GHz.


Cache[edit]

Main article: Cascade Lake § Cache

The Xeon Gold 6252 features a larger non-default 35.75 MiB of L3, a size that would normally be found on a 26-core part.

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$1.5 MiB
1,536 KiB
1,572,864 B
L1I$768 KiB
786,432 B
0.75 MiB
24x32 KiB8-way set associative 
L1D$768 KiB
786,432 B
0.75 MiB
24x32 KiB8-way set associativewrite-back
L2$24 MiB
24,576 KiB
25,165,824 B
0.0234 GiB
  24x1 MiB16-way set associativewrite-back
L3$35.75 MiB
36,608 KiB
37,486,592 B
0.0349 GiB
  26x1.375 MiB11-way set associativewrite-back

Memory controller[edit]

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeDDR4-2933
Supports ECCYes
Max Mem1 TiB
Controllers2
Channels6
Max Bandwidth131.13 GiB/s
134,277.12 MiB/s
140.8 GB/s
140,799.765 MB/s
0.128 TiB/s
0.141 TB/s
Bandwidth
Single 21.86 GiB/s
Double 43.71 GiB/s
Quad 87.42 GiB/s
Hexa 131.13 GiB/s

Expansions[edit]

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIeRevision: 3.0
Max Lanes: 48
Configuration: 1x16, x8, x4


Features[edit]

[Edit/Modify Supported Features]

Cog-icon-grey.svg
Supported x86 Extensions & Processor Features
MMXMMX Extension
EMMXExtended MMX Extension
SSEStreaming SIMD Extensions
SSE2Streaming SIMD Extensions 2
SSE3Streaming SIMD Extensions 3
SSSE3Supplemental SSE3
SSE4.1Streaming SIMD Extensions 4.1
SSE4.2Streaming SIMD Extensions 4.2
AVXAdvanced Vector Extensions
AVX2Advanced Vector Extensions 2
AVX-512Advanced Vector 512-bit
AVX512FAVX-512 Foundation
AVX512CDAVX-512 Conflict Detection
AVX512BWAVX-512 Byte and Word
AVX512DQAVX-512 Doubleword and Quadword Instructions
AVX512VLAVX-512 Vector Length
AVX512_VNNIAVX-512 Vector Neural Network Instructions
ABMAdvanced Bit Manipulation
BMI1Bit Manipulation Instruction Set 1
BMI2Bit Manipulation Instruction Set 2
FMA33-Operand Fused-Multiply-Add
AESAES Encryption Instructions
RdRandHardware RNG
ADXMulti-Precision Add-Carry
CLMULCarry-less Multiplication Extension
F16C16-bit Floating Point Conversion
x86-1616-bit x86
x86-3232-bit x86
x86-6464-bit x86
RealReal Mode
ProtectedProtected Mode
SMMSystem Management Mode
FPUIntegrated x87 FPU
NXNo-eXecute
HTHyper-Threading
TBT 2.0Turbo Boost Technology 2.0
EISTEnhanced SpeedStep Technology
SSTSpeed Shift Technology
TXTTrusted Execution Technology (SMX)
vProIntel vPro
VT-xVT-x (Virtualization)
VT-dVT-d (I/O MMU virtualization)
EPTExtended Page Tables (SLAT)
TSXTransactional Synchronization Extensions
VMDVolume Management Device
NMNode Manager
KPTKey Protection Technology
PTTPlatform Trust Technology
Run SureRun Sure Technology (RAS Capability)
MBE CtrlMode-Based Execute Control
DL BoostDeep Learning Boost

Frequencies[edit]

See also: Intel's CPU Frequency Behavior

[Modify Frequency Info]

ModeBaseTurbo Frequency/Active Cores
123456789101112131415161718192021222324
Normal2,100MHz3,700MHz3,700MHz3,500MHz3,500MHz3,400MHz3,400MHz3,400MHz3,400MHz3,400MHz3,400MHz3,400MHz3,400MHz3,200MHz3,200MHz3,200MHz3,200MHz3,000MHz3,000MHz3,000MHz3,000MHz2,800MHz2,800MHz2,800MHz2,800MHz
AVX21,700MHz3,600MHz3,600MHz3,400MHz3,400MHz3,300MHz3,300MHz3,300MHz3,300MHz3,100MHz3,100MHz3,100MHz3,100MHz2,800MHz2,800MHz2,800MHz2,800MHz2,500MHz2,500MHz2,500MHz2,500MHz2,400MHz2,400MHz2,400MHz2,400MHz
AVX5121,300MHz3,500MHz3,500MHz3,300MHz3,300MHz3,000MHz3,000MHz3,000MHz3,000MHz2,600MHz2,600MHz2,600MHz2,600MHz2,300MHz2,300MHz2,300MHz2,300MHz2,100MHz2,100MHz2,100MHz2,100MHz2,000MHz2,000MHz2,000MHz2,000MHz
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/xeon_gold/6252&oldid=95170"
Facts about "Xeon Gold 6252 - Intel"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Xeon Gold 6252 - Intel#io +
base frequency2,100 MHz (2.1 GHz, 2,100,000 kHz) +
chipsetLewisburg +
clock multiplier21 +
core count24 +
core family6 +
core nameCascade Lake SP +
cpuid0x50655 +
designerIntel +
familyXeon Gold +
first announcedDecember 2018 +
first launchedDecember 2018 +
full page nameintel/xeon gold/6252 +
has advanced vector extensionstrue +
has advanced vector extensions 2true +
has advanced vector extensions 512true +
has ecc memory supporttrue +
has extended page tables supporttrue +
has featureAdvanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Vector Extensions 512 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Speed Shift Technology +, Trusted Execution Technology +, Intel vPro Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables + and Transactional Synchronization Extensions +
has intel enhanced speedstep technologytrue +
has intel speed shift technologytrue +
has intel trusted execution technologytrue +
has intel turbo boost technology 2 0true +
has intel vpro technologytrue +
has intel vt-d technologytrue +
has intel vt-x technologytrue +
has locked clock multipliertrue +
has second level address translation supporttrue +
has simultaneous multithreadingtrue +
has transactional synchronization extensionstrue +
has x86 advanced encryption standard instruction set extensiontrue +
instance ofmicroprocessor +
isax86-64 +
isa familyx86 +
l1$ size1,536 KiB (1,572,864 B, 1.5 MiB) +
l1d$ description8-way set associative +
l1d$ size768 KiB (786,432 B, 0.75 MiB) +
l1i$ description8-way set associative +
l1i$ size768 KiB (786,432 B, 0.75 MiB) +
l2$ description16-way set associative +
l2$ size24 MiB (24,576 KiB, 25,165,824 B, 0.0234 GiB) +
l3$ description11-way set associative +
l3$ size33 MiB (33,792 KiB, 34,603,008 B, 0.0322 GiB) +
ldateDecember 2018 +
main imageFile:skylake sp (basic).png +
manufacturerIntel +
market segmentServer +
max cpu count4 +
max memory bandwidth119.21 GiB/s (122,071.04 MiB/s, 128.001 GB/s, 128,000.763 MB/s, 0.116 TiB/s, 0.128 TB/s) +
max memory channels6 +
max pcie lanes48 +
microarchitectureCascade Lake +
model number6252 +
nameXeon Gold 6252 +
platformPurley +
process14 nm (0.014 μm, 1.4e-5 mm) +
series6000 +
smp max ways4 +
supported memory typeDDR4-2666 +
technologyCMOS +
thread count48 +
turbo frequency (1 core)3,700 MHz (3.7 GHz, 3,700,000 kHz) +
word size64 bit (8 octets, 16 nibbles) +