From WikiChip
Difference between revisions of "apple/ax/a12"
< apple‎ | ax

(Added iPad 8 to Utilizing Devices list)
 
(26 intermediate revisions by 13 users not shown)
Line 6: Line 6:
 
|manufacturer=TSMC
 
|manufacturer=TSMC
 
|model number=A12 Bionic
 
|model number=A12 Bionic
 +
|part number=APL1W81
 +
|part number 2=T8020
 
|market=Mobile
 
|market=Mobile
 
|market 2=Embedded
 
|market 2=Embedded
−
|first announced=September 12, 2017
+
|first announced=September 12, 2018
−
|first launched=September 21, 2017
+
|first launched=September 21, 2018
 
|family=Ax
 
|family=Ax
 +
|frequency=2,490 MHz (Big)
 +
|frequency 2=1,590 MHz (Little)
 
|isa=ARMv8.3
 
|isa=ARMv8.3
 
|isa family=ARM
 
|isa family=ARM
Line 17: Line 21:
 
|core name=Vortex
 
|core name=Vortex
 
|core name 2=Tempest
 
|core name 2=Tempest
 +
|core name 3=Chinook
 
|process=7 nm
 
|process=7 nm
 
|transistors=6,900,000,000
 
|transistors=6,900,000,000
 
|technology=CMOS
 
|technology=CMOS
 +
|die area=83.27 mm²
 +
|die length=9.89 mm
 +
|die width=8.42 mm
 
|word size=64 bit
 
|word size=64 bit
 
|core count=6
 
|core count=6
 
|thread count=6
 
|thread count=6
 
|max cpus=1
 
|max cpus=1
 +
|predecessor=A11 Bionic
 +
|predecessor link=apple/ax/a11
 +
|successor=A13
 +
|successor link=apple/ax/a13
 +
|contemporary=A12X Bionic
 +
|contemporary link=apple/ax/a12x
 
}}
 
}}
−
'''A12 Bionic''' is a {{arch|64}} [[hexa-core]] [[ARM]] performance mobile [[system on a chip]] introduced by [[Apple]] in late [[2018]] as a successor to the {{\\|A11}}.
+
'''A12 Bionic''', also known as Apple H11P (engineering name) is a {{arch|64}} [[hexa-core]] [[ARM]] performance mobile [[SoC]] introduced by [[Apple]] in late [[2018]] as a successor to the {{\\|A11}}.
 +
It is codenamed Cyprus.
  
 
== Overview ==
 
== Overview ==
−
Fabricated on [[TSMC]] [[7 nm process]] and integrating 6.9 billion [[transistors]], the A12 features to [[big cores|big]] {{apple|Vortex|l=arch}} cores operating at up to 2.4 GHz along with four [[little cores|little]] {{apple|Tempest|l=arch}} high-efficiency cores. Apple claims the big cores are up to 15% faster than the one in the {{\\|A11}} while being up to 40% more efficient. For the four high-efficiency cores, Apple claims up to 50% higher efficiency. Note that all six cores can operate concurrently.  
+
[[File:apple a12 chip announcement.png|thumb|150px|right|A12 announcement]]
 +
Fabricated on [[TSMC]] [[7 nm process]] and integrating 6.9 billion [[transistors]], the A12 features two [[big cores|big]] {{apple|Vortex|l=arch}} cores operating at up to 2.4 GHz along with four [[little cores|little]] {{apple|Tempest|l=arch}} high-efficiency cores. Apple claims the big cores are up to 15% faster than the one in the {{\\|A11}} while being up to 40% more efficient. For the four high-efficiency cores, Apple claims up to 50% higher efficiency. Note that all six cores can operate concurrently.  
  
−
The A12 features an Apple-designed graphics processor that is said to deliver up to 50% higher performance over the {{\\|A11}}.
+
The A12 features an Apple-designed graphics processor that is said to deliver up to 50% higher performance as well as a [[neural processor]] capable of peak performance of 5 TOPS (int8).
 +
 
 +
 
 +
:[[File:apple a12.svg|500px]]
 +
 
 +
== ISP ==
 +
The A12 incorporates Apple's [[image signal processor]] (ISP), codename Petra, for camera related applications. The ISP is said to deliver faster depth engine and an improved video processor.
  
 
== Integrated Graphics ==
 
== Integrated Graphics ==
Line 36: Line 58:
  
 
== Neural Engine ==
 
== Neural Engine ==
−
The A12 chip features an improved [[neural engine]]. Apple stated this is an 8-core design (the {{\\|A11}} featured what they called a dual-core design). The new engine is capable of performing real-time processing at 5 trillion 8-bit operations per second (up from 600 billion).
+
The A12 chip features an improved [[neural engine]], codename Quin. Apple stated this is an 8-core design (the {{\\|A11}} featured what they called a dual-core design). The new engine is capable of performing real-time processing at 5 trillion 8-bit operations per second (up from 600 billion).
  
 
== Utilizing devices ==
 
== Utilizing devices ==
Line 42: Line 64:
 
* [[used by::iPhone XS]]
 
* [[used by::iPhone XS]]
 
* [[used by::iPhone XS Max]]
 
* [[used by::iPhone XS Max]]
 +
* [[used by::iPad Mini 2019]]
 +
* [[used by::iPad Air 2019]]
 +
* [[used by::iPad 2020]]
 +
* [[used by::Apple TV 2021]]
 +
* [[used by::iPad (8th Generation)]]
 +
 
{{expand list}}
 
{{expand list}}
 +
 +
== Bibliography ==
 +
* Apple Keynote. (September 12, 2018). Apple Special Event.
 +
* Daniel Yang, Stacy Wegner. (September 17, 2018) "''[http://www.techinsights.com/about-techinsights/overview/blog/apple-iphone-xs-teardown/ Apple iPhone Xs Max Teardown]''". TechInsights.

Latest revision as of 14:16, 8 September 2021

Edit Values
A12 Bionic
General Info
DesignerApple
ManufacturerTSMC
Model NumberA12 Bionic
Part NumberAPL1W81,
T8020
MarketMobile, Embedded
IntroductionSeptember 12, 2018 (announced)
September 21, 2018 (launched)
General Specs
FamilyAx
Frequency2,490 MHz (Big), 1,590 MHz (Little)
Microarchitecture
ISAARMv8.3 (ARM)
MicroarchitectureVortex, Tempest
Core NameVortex, Tempest, Chinook
Process7 nm
Transistors6,900,000,000
TechnologyCMOS
Die83.27 mm²
9.89 mm × 8.42 mm
Word Size64 bit
Cores6
Threads6
Multiprocessing
Max SMP1-Way (Uniprocessor)
Succession
Contemporary
A12X Bionic

A12 Bionic, also known as Apple H11P (engineering name) is a 64-bit hexa-core ARM performance mobile SoC introduced by Apple in late 2018 as a successor to the A11. It is codenamed Cyprus.

Overview[edit]

A12 announcement

Fabricated on TSMC 7 nm process and integrating 6.9 billion transistors, the A12 features two big Vortex cores operating at up to 2.4 GHz along with four little Tempest high-efficiency cores. Apple claims the big cores are up to 15% faster than the one in the A11 while being up to 40% more efficient. For the four high-efficiency cores, Apple claims up to 50% higher efficiency. Note that all six cores can operate concurrently.

The A12 features an Apple-designed graphics processor that is said to deliver up to 50% higher performance as well as a neural processor capable of peak performance of 5 TOPS (int8).


apple a12.svg

ISP[edit]

The A12 incorporates Apple's image signal processor (ISP), codename Petra, for camera related applications. The ISP is said to deliver faster depth engine and an improved video processor.

Integrated Graphics[edit]

The A12 incorporates an Apple-designed GPU. The GPU is a four-core design which is said to deliver 50% performance over the A11 in tessellation and multi-layer rendering as well as lossless memory compression.

Neural Engine[edit]

The A12 chip features an improved neural engine, codename Quin. Apple stated this is an 8-core design (the A11 featured what they called a dual-core design). The new engine is capable of performing real-time processing at 5 trillion 8-bit operations per second (up from 600 billion).

Utilizing devices[edit]

  • iPhone XR
  • iPhone XS
  • iPhone XS Max
  • iPad Mini 2019
  • iPad Air 2019
  • iPad 2020
  • Apple TV 2021
  • iPad (8th Generation)

This list is incomplete; you can help by expanding it.

Bibliography[edit]

  • Apple Keynote. (September 12, 2018). Apple Special Event.
  • Daniel Yang, Stacy Wegner. (September 17, 2018) "Apple iPhone Xs Max Teardown". TechInsights.
Retrieved from "https://en.wikichip.org/w/index.php?title=apple/ax/a12&oldid=99272"
Facts about "A12 Bionic - Apple"
RDF feed
core count6 +
core nameVortex + and Tempest +
designerApple +
familyAx +
first announcedSeptember 12, 2017 +
first launchedSeptember 21, 2017 +
full page nameapple/ax/a12 +
instance ofmicroprocessor +
isaARMv8.3 +
isa familyARM +
ldateSeptember 21, 2017 +
manufacturerTSMC +
market segmentMobile + and Embedded +
max cpu count1 +
microarchitectureVortex + and Tempest +
model numberA12 Bionic +
nameA12 Bionic +
process7 nm (0.007 μm, 7.0e-6 mm) +
smp max ways1 +
technologyCMOS +
thread count6 +
transistor count6,900,000,000 +
used byiPhone XR +, iPhone XS + and iPhone XS Max +
word size64 bit (8 octets, 16 nibbles) +