From WikiChip
Difference between revisions of "intel/core i5/i5-9500"
m (Reverted edits by 200.171.53.111 (talk) to last revision by David) |
|||
(6 intermediate revisions by 3 users not shown) | |||
Line 1: | Line 1: | ||
{{intel title|Core i5-9500}} | {{intel title|Core i5-9500}} | ||
{{chip | {{chip | ||
− | |||
|name=Core i5-9500 | |name=Core i5-9500 | ||
|image=coffee lake s (front).png | |image=coffee lake s (front).png | ||
Line 7: | Line 6: | ||
|manufacturer=Intel | |manufacturer=Intel | ||
|model number=i5-9500 | |model number=i5-9500 | ||
− | |s-spec= | + | |part number=CM8068403362610 |
+ | |s-spec=SRF4B | ||
|market=Desktop | |market=Desktop | ||
+ | |first announced=April 23, 2019 | ||
+ | |first launched=April 23, 2019 | ||
+ | |release price (tray)=$192.00 | ||
+ | |release price (box)=$202.00 | ||
|family=Core i5 | |family=Core i5 | ||
|series=i5-9000 | |series=i5-9000 | ||
|locked=Yes | |locked=Yes | ||
|frequency=3,000 MHz | |frequency=3,000 MHz | ||
− | |turbo frequency1=4, | + | |turbo frequency1=4,400 MHz |
|bus type=DMI 3.0 | |bus type=DMI 3.0 | ||
|bus links=4 | |bus links=4 | ||
Line 22: | Line 26: | ||
|microarch=Coffee Lake | |microarch=Coffee Lake | ||
|platform=Coffee Lake | |platform=Coffee Lake | ||
− | |chipset= | + | |chipset=Cannon Point |
|core name=Coffee Lake R | |core name=Coffee Lake R | ||
|core family=6 | |core family=6 | ||
Line 32: | Line 36: | ||
|word size=64 bit | |word size=64 bit | ||
|core count=6 | |core count=6 | ||
+ | |thread count=6 | ||
|max cpus=1 | |max cpus=1 | ||
− | |max memory= | + | |max memory=128 GiB |
|tdp=65 W | |tdp=65 W | ||
|tjunc min=0 °C | |tjunc min=0 °C | ||
Line 39: | Line 44: | ||
|package module 1={{packages/intel/lga-1151}} | |package module 1={{packages/intel/lga-1151}} | ||
}} | }} | ||
− | '''Core i5-9500''' is a {{arch|64}} [[hexa-core]] mid-range performance [[x86]] desktop microprocessor | + | '''Core i5-9500''' is a {{arch|64}} [[hexa-core]] mid-range performance [[x86]] desktop microprocessor introduced by [[Intel]] in early [[2019]]. This processor, which is based on the {{intel|Coffee Lake|l=arch}} microarchitecture, is manufactured on Intel's 3rd generation enhanced [[14 nm process|14nm++ process]]. The i5-9500 operates at a 3 GHz with a TDP of 65 W and a {{intel|Turbo Boost}} frequency of up to 4.4 GHz. This chip supports up to 128 GiB of dual-channel DDR4-2666 memory and incorporates Intel's {{intel|UHD Graphics 630}} IGP operating at 350 MHz with a burst frequency of 1.1 GHz. |
− | |||
− | |||
− | |||
Line 48: | Line 50: | ||
{{main|intel/microarchitectures/coffee_lake#Memory_Hierarchy|l1=Coffee Lake § Cache}} | {{main|intel/microarchitectures/coffee_lake#Memory_Hierarchy|l1=Coffee Lake § Cache}} | ||
{{cache size | {{cache size | ||
− | |l1 cache= | + | |l1 cache=384 KiB |
|l1i cache=192 KiB | |l1i cache=192 KiB | ||
|l1i break=6x32 KiB | |l1i break=6x32 KiB | ||
Line 70: | Line 72: | ||
|type=DDR4-2666 | |type=DDR4-2666 | ||
|ecc=No | |ecc=No | ||
− | |max mem= | + | |max mem=128 GiB |
|controllers=1 | |controllers=1 | ||
|channels=2 | |channels=2 | ||
Line 168: | Line 170: | ||
|avx512vbmi=No | |avx512vbmi=No | ||
|avx5124fmaps=No | |avx5124fmaps=No | ||
+ | |avx512vnni=No | ||
|avx5124vnniw=No | |avx5124vnniw=No | ||
|avx512vpopcntdq=No | |avx512vpopcntdq=No | ||
Line 183: | Line 186: | ||
|clmul=Yes | |clmul=Yes | ||
|f16c=Yes | |f16c=Yes | ||
+ | |bfloat16=No | ||
|tbt1=No | |tbt1=No | ||
|tbt2=Yes | |tbt2=Yes | ||
Line 216: | Line 220: | ||
|osguard=Yes | |osguard=Yes | ||
|intqat=No | |intqat=No | ||
+ | |dlboost=No | ||
|3dnow=No | |3dnow=No | ||
|e3dnow=No | |e3dnow=No |
Latest revision as of 16:24, 27 July 2019
Edit Values | ||||||||||||
Core i5-9500 | ||||||||||||
General Info | ||||||||||||
Designer | Intel | |||||||||||
Manufacturer | Intel | |||||||||||
Model Number | i5-9500 | |||||||||||
Part Number | CM8068403362610 | |||||||||||
S-Spec | SRF4B | |||||||||||
Market | Desktop | |||||||||||
Introduction | April 23, 2019 (announced) April 23, 2019 (launched) | |||||||||||
Release Price | $192.00 (tray) $202.00 (box) | |||||||||||
Shop | Amazon | |||||||||||
General Specs | ||||||||||||
Family | Core i5 | |||||||||||
Series | i5-9000 | |||||||||||
Locked | Yes | |||||||||||
Frequency | 3,000 MHz | |||||||||||
Turbo Frequency | 4,400 MHz (1 core) | |||||||||||
Bus type | DMI 3.0 | |||||||||||
Bus rate | 4 × 8 GT/s | |||||||||||
Clock multiplier | 30 | |||||||||||
Microarchitecture | ||||||||||||
ISA | x86-64 (x86) | |||||||||||
Microarchitecture | Coffee Lake | |||||||||||
Platform | Coffee Lake | |||||||||||
Chipset | Cannon Point | |||||||||||
Core Name | Coffee Lake R | |||||||||||
Core Family | 6 | |||||||||||
Core Model | 158 | |||||||||||
Core Stepping | U0 | |||||||||||
Process | 14 nm | |||||||||||
Technology | CMOS | |||||||||||
Die | 149 mm² | |||||||||||
Word Size | 64 bit | |||||||||||
Cores | 6 | |||||||||||
Threads | 6 | |||||||||||
Max Memory | 128 GiB | |||||||||||
Multiprocessing | ||||||||||||
Max SMP | 1-Way (Uniprocessor) | |||||||||||
Electrical | ||||||||||||
TDP | 65 W | |||||||||||
Tjunction | 0 °C – 100 °C | |||||||||||
Packaging | ||||||||||||
|
Core i5-9500 is a 64-bit hexa-core mid-range performance x86 desktop microprocessor introduced by Intel in early 2019. This processor, which is based on the Coffee Lake microarchitecture, is manufactured on Intel's 3rd generation enhanced 14nm++ process. The i5-9500 operates at a 3 GHz with a TDP of 65 W and a Turbo Boost frequency of up to 4.4 GHz. This chip supports up to 128 GiB of dual-channel DDR4-2666 memory and incorporates Intel's UHD Graphics 630 IGP operating at 350 MHz with a burst frequency of 1.1 GHz.
Cache[edit]
- Main article: Coffee Lake § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
Memory controller[edit]
Integrated Memory Controller
|
||||||||||||||
|
Expansions[edit]
Expansion Options |
|||||
|
Graphics[edit]
Integrated Graphics Information
|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
[Edit] Coffee Lake (Gen9.5) Hardware Accelerated Video Capabilities | |||||||
---|---|---|---|---|---|---|---|
Codec | Encode | Decode | |||||
Profiles | Levels | Max Resolution | Profiles | Levels | Max Resolution | ||
MPEG-2 (H.262) | Main | High | 1080p (FHD) | Main | Main, High | 1080p (FHD) | |
MPEG-4 AVC (H.264) | High, Main | 5.1 | 2160p (4K) | Main, High, MVC, Stereo | 5.1 | 2160p (4K) | |
JPEG/MJPEG | Baseline | - | 16k x 16k | Baseline | Unified | 16k x 16k | |
HEVC (H.265) | Main | 5.1 | 2160p (4K) | Main, Main 10 | 5.1 | 2160p (4K) | |
VC-1 | ✘ | Advanced, Main, Simple | 3, High, Simple | 3840x3840 | |||
VP8 | Unified | Unified | N/A | 0 | Unified | 1080p | |
VP9 | 0 | 2160p (4K) | 0, 2 | Unified | 2160p (4K) |
Features[edit]
[Edit/Modify Supported Features]
Facts about "Core i5-9500 - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Core i5-9500 - Intel#package + and Core i5-9500 - Intel#pcie + |
base frequency | 3,000 MHz (3 GHz, 3,000,000 kHz) + |
bus links | 4 + |
bus rate | 8,000 MT/s (8 GT/s, 8,000,000 kT/s) + |
bus type | DMI 3.0 + |
chipset | Cannon Point + |
clock multiplier | 30 + |
core count | 6 + |
core family | 6 + |
core model | 158 + |
core name | Coffee Lake R + |
core stepping | U0 + |
designer | Intel + |
device id | 0x3E92 + |
die area | 149 mm² (0.231 in², 1.49 cm², 149,000,000 µm²) + |
family | Core i5 + |
first announced | April 23, 2019 + |
first launched | April 23, 2019 + |
full page name | intel/core i5/i5-9500 + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has ecc memory support | false + |
has extended page tables support | true + |
has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Trusted Execution Technology +, Intel vPro Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables +, Transactional Synchronization Extensions +, Memory Protection Extensions +, Software Guard Extensions +, Secure Key Technology +, OS Guard +, Stable Image Platform Program + and Identity Protection Technology + |
has intel enhanced speedstep technology | true + |
has intel identity protection technology support | true + |
has intel secure key technology | true + |
has intel stable image platform program support | true + |
has intel supervisor mode execution protection | true + |
has intel trusted execution technology | true + |
has intel turbo boost technology 2 0 | true + |
has intel vpro technology | true + |
has intel vt-d technology | true + |
has intel vt-x technology | true + |
has locked clock multiplier | true + |
has second level address translation support | true + |
has transactional synchronization extensions | true + |
has x86 advanced encryption standard instruction set extension | true + |
instance of | microprocessor + |
integrated gpu | UHD Graphics 630 + |
integrated gpu base frequency | 350 MHz (0.35 GHz, 350,000 KHz) + |
integrated gpu designer | Intel + |
integrated gpu execution units | 24 + |
integrated gpu max frequency | 1,100 MHz (1.1 GHz, 1,100,000 KHz) + |
integrated gpu max memory | 65,536 MiB (67,108,864 KiB, 68,719,476,736 B, 64 GiB) + |
isa | x86-64 + |
isa family | x86 + |
l1$ size | 384 KiB (393,216 B, 0.375 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 192 KiB (196,608 B, 0.188 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 192 KiB (196,608 B, 0.188 MiB) + |
l2$ description | 4-way set associative + |
l2$ size | 1.5 MiB (1,536 KiB, 1,572,864 B, 0.00146 GiB) + |
l3$ description | 12-way set associative + |
l3$ size | 9 MiB (9,216 KiB, 9,437,184 B, 0.00879 GiB) + |
ldate | April 23, 2019 + |
main image | + |
manufacturer | Intel + |
market segment | Desktop + |
max cpu count | 1 + |
max junction temperature | 373.15 K (100 °C, 212 °F, 671.67 °R) + |
max memory | 131,072 MiB (134,217,728 KiB, 137,438,953,472 B, 128 GiB, 0.125 TiB) + |
max memory bandwidth | 39.74 GiB/s (40,693.76 MiB/s, 42.671 GB/s, 42,670.5 MB/s, 0.0388 TiB/s, 0.0427 TB/s) + |
max memory channels | 2 + |
microarchitecture | Coffee Lake + |
min junction temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
model number | i5-9500 + |
name | Core i5-9500 + |
package | FCLGA-1151 + |
part number | CM8068403362610 + |
platform | Coffee Lake + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
release price | $ 192.00 (€ 172.80, £ 155.52, ¥ 19,839.36) + and $ 202.00 (€ 181.80, £ 163.62, ¥ 20,872.66) + |
release price (box) | $ 202.00 (€ 181.80, £ 163.62, ¥ 20,872.66) + |
release price (tray) | $ 192.00 (€ 172.80, £ 155.52, ¥ 19,839.36) + |
s-spec | SRF4B + |
series | i5-9000 + |
smp max ways | 1 + |
socket | LGA-1151 + |
supported memory type | DDR4-2666 + |
tdp | 65 W (65,000 mW, 0.0872 hp, 0.065 kW) + |
technology | CMOS + |
thread count | 6 + |
turbo frequency (1 core) | 4,400 MHz (4.4 GHz, 4,400,000 kHz) + |
word size | 64 bit (8 octets, 16 nibbles) + |
x86/has memory protection extensions | true + |
x86/has software guard extensions | true + |