Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "fujitsu/microarchitectures/post-k"
(→Architecture) |
|||
| (One intermediate revision by the same user not shown) | |||
| Line 6: | Line 6: | ||
|manufacturer=TSMC | |manufacturer=TSMC | ||
|introduction=2018 | |introduction=2018 | ||
| − | |cores= | + | |cores=52 |
|type=Superscalar | |type=Superscalar | ||
|type 2=Superpipeline | |type 2=Superpipeline | ||
| Line 21: | Line 21: | ||
== Architecture == | == Architecture == | ||
| − | Post-K is a custom-designed {{ | + | Post-K is a custom-designed {{arch|64}} [[ARM]] microprocessor. |
* ARMv8-A | * ARMv8-A | ||
| Line 27: | Line 27: | ||
*** Supports 512-bit vector operations | *** Supports 512-bit vector operations | ||
* Many-core Architecture | * Many-core Architecture | ||
| − | ** | + | ** 52-cores/chip |
*** 48 compute cores + assistant cores | *** 48 compute cores + assistant cores | ||
* Memory | * Memory | ||
** 3D stacked DRAM (HBM 3/4?) | ** 3D stacked DRAM (HBM 3/4?) | ||
*** Terabyte/s BW | *** Terabyte/s BW | ||
Latest revision as of 10:45, 25 June 2018
| Edit Values | |
| Post-K µarch | |
| General Info | |
| Arch Type | CPU |
| Designer | Fujitsu |
| Manufacturer | TSMC |
| Introduction | 2018 |
| Core Configs | 52 |
| Pipeline | |
| Type | Superscalar, Superpipeline |
| OoOE | Yes |
| Speculative | Yes |
| Reg Renaming | Yes |
| Instructions | |
| ISA | ARMv8 |
| Extensions | SVE |
Post-K is an ARM microarchitecture designed by Fujitsu for the Post-K
 |
Preliminary Data! Information presented in this article deal with future products, data, features, and specifications that have yet to be finalized, announced, or released. Information may be incomplete and can change by final release. |
Architecture[edit]
Post-K is a custom-designed 64-bit ARM microprocessor.
- ARMv8-A
- SVE Extension
- Supports 512-bit vector operations
- SVE Extension
- Many-core Architecture
- 52-cores/chip
- 48 compute cores + assistant cores
- 52-cores/chip
- Memory
- 3D stacked DRAM (HBM 3/4?)
- Terabyte/s BW
- 3D stacked DRAM (HBM 3/4?)
Facts about "Post-K - Microarchitectures - Fujitsu"
| codename | Post-K + |
| core count | 52 + |
| designer | Fujitsu + |
| first launched | 2018 + |
| full page name | fujitsu/microarchitectures/post-k + |
| instance of | microarchitecture + |
| instruction set architecture | ARMv8 + |
| manufacturer | TSMC + |
| microarchitecture type | CPU + |
| name | Post-K + |