From WikiChip
Difference between revisions of "hisilicon/kirin/980"
< hisilicon‎ | kirin

m (Reverted edits by 45.143.200.132 (talk) to last revision by 194.190.63.140)
 
(49 intermediate revisions by 25 users not shown)
Line 9: Line 9:
 
|model number=980
 
|model number=980
 
|market=Mobile
 
|market=Mobile
−
|first announced=September, 2018
+
|first announced=August 31, 2018
−
|first launched=September, 2018
+
|first launched=August 31, 2018
 
|family=Kirin
 
|family=Kirin
 +
|frequency=2,600 MHz
 +
|frequency 2=1,920 MHz
 +
|frequency 3=1,800 MHz
 
|isa=ARMv8
 
|isa=ARMv8
 
|isa family=ARM
 
|isa family=ARM
 +
|microarch=Cortex-A76
 +
|microarch 2=Cortex-A55
 +
|core name=Cortex-A76
 +
|core name 2=Cortex-A55
 
|process=7 nm
 
|process=7 nm
 +
|transistors=6,900,000,000
 
|technology=CMOS
 
|technology=CMOS
 +
|die size=74.13mm²
 
|word size=64 bit
 
|word size=64 bit
 +
|core count=8
 +
|thread count=8
 
}}
 
}}
−
'''Kirin 980''' is a planned {{arch|64}} high-performance mobile [[ARM]] [[LTE]] SoC introduced by set to be introduced by [[HiSilicon]] in late 2018. This chip is fabricated on a [[7 nm process]].
+
'''Kirin 980''' is a {{arch|64}} high-performance mobile [[ARM]] [[LTE]] SoC designed by [[HiSilicon]] and introduced in late 2018. Fabricated on TSMC's [[7 nm process]], the 980 incorporates four [[big cores|big]] {{armh|Cortex-A76|l=arch}} cores operating at up to 2.6 GHz along with four [[little cores|little]] {{armh|Cortex-A55|l=arch}} cores operating at up to 1.8 GHz. This SoC has an LTE modem supporting 1.4 Gbps download (Cat21), incorporates an ARM {{armh|Mali-G76}}, and supports LPDDR4X-4266 memory.
  
 +
== Overview ==
 +
Introduced at the 2018 IFA, the overall core organization has changed from the {{\\|970|Kirin 970}} which was introduced the previous year. The 980 features two high-performance [[big cores|big]] {{armh|Cortex-A76|l=arch}} core operating at 2.6 GHz, 2 medium-performance [[big cores|big]] {{armh|Cortex-A76|l=arch}} operating at 1.92 GHz, and four [[little cores|little]] {{armh|Cortex-A55|l=arch}} cores operating at 1.8 GHz. Compared to the {{\\|970|970}}, the 980 features 40% power efficiency and 62.5% smaller [[die area]] due to the [[process shrink]]. The 980 ballooned to over 25% more transistors from 5.5 billion in the {{\\|970}} to 6.9 billion. The 980 adds many enhancements, including a more powerful {{armh|Mali G76}} GPU and incorporates a new dual-[[neural processor]] designed for [[AI]] acceleration. The 980 has two improved [[image signal processor|ISP]]s and a more powerful LTE modem supporting up to [[User Equipment]] (UE) category 21 capable of reaching a maximum downlink of 1.4 Gbps.
  
−
{{unknown features}}
+
== Cache ==
 +
{{main|arm holdings/microarchitectures/cortex-a55#Memory_Hierarchy|arm holdings/microarchitectures/cortex-a76#Memory_Hierarchy|l1=Cortex-A55 § Cache|l2=Cortex-A76 § Cache}}
 +
 
 +
For the {{armh|Cortex-A76|l=arch}}:
 +
 
 +
{{cache size
 +
|l1 cache=512 KiB
 +
|l1i cache=256 KiB
 +
|l1i break=4x64 KiB
 +
|l1d cache=256 KiB
 +
|l1d break=4x64 KiB
 +
|l2 cache=2 MiB
 +
|l2 break=4x512 KiB
 +
}}
 +
 
 +
For the {{armh|Cortex-A55|l=arch}}:
 +
 
 +
{{cache size
 +
|l1 cache=256 KiB
 +
|l1i cache=128 KiB
 +
|l1i break=4x32 KiB
 +
|l1d cache=128 KiB
 +
|l1d break=4x32 KiB
 +
|l2 cache=512 KiB
 +
|l2 break=4x128 KiB
 +
}}
 +
 
 +
 
 +
== Memory controller ==
 +
The Kirin 980 supports 4-channel LPDDR4X up to 2133 MHz. Each channel supports at most two ranks.
 +
 
 +
{{memory controller
 +
|type=LPDDR4X-4266
 +
|ecc=No
 +
|max mem=8 GiB
 +
|controllers=1
 +
|channels=4
 +
|width=16 bit
 +
|max bandwidth=31.78 GiB/s
 +
|bandwidth dchan=15.89 GiB/s
 +
|bandwidth qchan=31.78 GiB/s
 +
}}
 +
 
 +
== Graphics ==
 +
{{integrated graphics
 +
| gpu                = Mali-G76
 +
| designer            = ARM Holdings
 +
| execution units    = 10
 +
| max displays        = 2
 +
| max memory          =
 +
| frequency          = 720 MHz
 +
| max frequency      =
 +
 
 +
| output crt          =
 +
| output sdvo        =
 +
| output dsi          = Yes
 +
| output edp          =
 +
| output dp          =
 +
| output hdmi        =
 +
| output vga          =
 +
| output dvi          =
 +
 
 +
| directx ver        = 12
 +
| opengl es ver      = 3.2
 +
| openvg ver        = 1.1
 +
| opencl ver        = 1.2
 +
| vulkan ver        = 1.0
 +
}}
 +
 
 +
== Wireless ==
 +
* LTE Modem
 +
** DL: Up to [[User Equipment]] (UE) category 21
 +
*** Downlink of up to 1.4 Gbps (4x4 MIMO + 256QAM 3CC CA = 1.2 Gbps, 2x2 MIMO + 256QAM + 1CC = 200 Mbps)
 +
** UL: Up to [[User Equipment]] (UE) category 18
 +
*** Uplink of up to 200 Mbps (2x2 MIMO, 256-QAM, 1x20MHz CA)
 +
* Wi-Fi 802.11 ac
 +
* Bluetooth 5
 +
* NFC
 +
* GPS / A-GPS / GLONASS / BDS
 +
 
 +
== Utilizing devices ==
 +
* [[used by::Huawei P30]]
 +
* [[used by::Huawei P30 Pro]]
 +
* [[used by::Huawei Mate 20]]
 +
* [[used by::Huawei Mate 20 Pro]]
 +
* [[used by::Huawei Mate 20 X]]
 +
* [[used by::Huawei Mate 20 X 5G]]
 +
* [[used by::Huawei Mate 20 RS Porsche Design]]
 +
* [[used by::Huawei Nova 5T]]
 +
* [[used by::Honor Magic 2]]
 +
* [[used by::Honor View 20 / V20]]
 +
* [[used by::Huawei Mate X]]
 +
* [[used by::Huawei Honor 20]]
 +
* [[used by::Huawei Honor 20 Pro]]
 +
* [[used by::Huawei Mediapad M6 8.4]]
 +
* [[used by::Huawei Mediapad M6 10.8]]
 +
* [[used by::Huawei Nova 5 Pro]]
 +
 
 +
== Bibliography ==
 +
* Huawei Kirin 980 Keynote, 2018 IFA

Latest revision as of 21:53, 9 December 2022

Edit Values
Kirin 980
General Info
DesignerHiSilicon,
ARM Holdings
ManufacturerTSMC
Model Number980
MarketMobile
IntroductionAugust 31, 2018 (announced)
August 31, 2018 (launched)
General Specs
FamilyKirin
Frequency2,600 MHz, 1,920 MHz, 1,800 MHz
Microarchitecture
ISAARMv8 (ARM)
MicroarchitectureCortex-A76, Cortex-A55
Core NameCortex-A76, Cortex-A55
Process7 nm
Transistors6,900,000,000
TechnologyCMOS
Die74.13mm²
Word Size64 bit
Cores8
Threads8

Kirin 980 is a 64-bit high-performance mobile ARM LTE SoC designed by HiSilicon and introduced in late 2018. Fabricated on TSMC's 7 nm process, the 980 incorporates four big Cortex-A76 cores operating at up to 2.6 GHz along with four little Cortex-A55 cores operating at up to 1.8 GHz. This SoC has an LTE modem supporting 1.4 Gbps download (Cat21), incorporates an ARM Mali-G76, and supports LPDDR4X-4266 memory.

Overview[edit]

Introduced at the 2018 IFA, the overall core organization has changed from the Kirin 970 which was introduced the previous year. The 980 features two high-performance big Cortex-A76 core operating at 2.6 GHz, 2 medium-performance big Cortex-A76 operating at 1.92 GHz, and four little Cortex-A55 cores operating at 1.8 GHz. Compared to the 970, the 980 features 40% power efficiency and 62.5% smaller die area due to the process shrink. The 980 ballooned to over 25% more transistors from 5.5 billion in the 970 to 6.9 billion. The 980 adds many enhancements, including a more powerful Mali G76 GPU and incorporates a new dual-neural processor designed for AI acceleration. The 980 has two improved ISPs and a more powerful LTE modem supporting up to User Equipment (UE) category 21 capable of reaching a maximum downlink of 1.4 Gbps.

Cache[edit]

Main articles: Cortex-A55 § Cache and Cortex-A76 § Cache


For the Cortex-A76:

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$512 KiB
524,288 B
0.5 MiB
L1I$256 KiB
262,144 B
0.25 MiB
4x64 KiB  
L1D$256 KiB
262,144 B
0.25 MiB
4x64 KiB  
L2$2 MiB
2,048 KiB
2,097,152 B
0.00195 GiB
  4x512 KiB  

For the Cortex-A55:

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$256 KiB
262,144 B
0.25 MiB
L1I$128 KiB
131,072 B
0.125 MiB
4x32 KiB  
L1D$128 KiB
131,072 B
0.125 MiB
4x32 KiB  
L2$512 KiB
0.5 MiB
524,288 B
4.882812e-4 GiB
  4x128 KiB  


Memory controller[edit]

The Kirin 980 supports 4-channel LPDDR4X up to 2133 MHz. Each channel supports at most two ranks.

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeLPDDR4X-4266
Supports ECCNo
Max Mem8 GiB
Controllers1
Channels4
Width16 bit
Max Bandwidth31.78 GiB/s
32,542.72 MiB/s
34.124 GB/s
34,123.515 MB/s
0.031 TiB/s
0.0341 TB/s
Bandwidth
Double 15.89 GiB/s
Quad 31.78 GiB/s

Graphics[edit]

[Edit/Modify IGP Info]

screen icon.svg
Integrated Graphics Information
GPUMali-G76
DesignerARM Holdings
Execution Units10Max Displays2
Frequency720 MHz
0.72 GHz
720,000 KHz
OutputDSI
Standards
DirectX12
OpenCL1.2
OpenGL ES3.2
OpenVG1.1
Vulkan1.0

Wireless[edit]

  • LTE Modem
    • DL: Up to User Equipment (UE) category 21
      • Downlink of up to 1.4 Gbps (4x4 MIMO + 256QAM 3CC CA = 1.2 Gbps, 2x2 MIMO + 256QAM + 1CC = 200 Mbps)
    • UL: Up to User Equipment (UE) category 18
      • Uplink of up to 200 Mbps (2x2 MIMO, 256-QAM, 1x20MHz CA)
  • Wi-Fi 802.11 ac
  • Bluetooth 5
  • NFC
  • GPS / A-GPS / GLONASS / BDS

Utilizing devices[edit]

  • Huawei P30
  • Huawei P30 Pro
  • Huawei Mate 20
  • Huawei Mate 20 Pro
  • Huawei Mate 20 X
  • Huawei Mate 20 X 5G
  • Huawei Mate 20 RS Porsche Design
  • Huawei Nova 5T
  • Honor Magic 2
  • Honor View 20 / V20
  • Huawei Mate X
  • Huawei Honor 20
  • Huawei Honor 20 Pro
  • Huawei Mediapad M6 8.4
  • Huawei Mediapad M6 10.8
  • Huawei Nova 5 Pro

Bibliography[edit]

  • Huawei Kirin 980 Keynote, 2018 IFA
Retrieved from "https://en.wikichip.org/w/index.php?title=hisilicon/kirin/980&oldid=101003"
Facts about "Kirin 980 - HiSilicon"
RDF feed
base frequency2,600 MHz (2.6 GHz, 2,600,000 kHz) +, 1,920 MHz (1.92 GHz, 1,920,000 kHz) + and 1,800 MHz (1.8 GHz, 1,800,000 kHz) +
core count8 +
core nameCortex-A76 + and Cortex-A55 +
designerHiSilicon + and ARM Holdings +
die area74.13 mm² (0.115 in², 0.741 cm², 74,130,000 µm²) +
familyKirin +
first announcedAugust 31, 2018 +
first launchedAugust 31, 2018 +
full page namehisilicon/kirin/980 +
has ecc memory supportfalse +
instance ofmicroprocessor +
integrated gpuMali-G76 +
integrated gpu base frequency720 MHz (0.72 GHz, 720,000 KHz) +
integrated gpu designerARM Holdings +
integrated gpu execution units10 +
isaARMv8 +
isa familyARM +
l1$ size512 KiB (524,288 B, 0.5 MiB) + and 256 KiB (262,144 B, 0.25 MiB) +
l1d$ size256 KiB (262,144 B, 0.25 MiB) + and 128 KiB (131,072 B, 0.125 MiB) +
l1i$ size256 KiB (262,144 B, 0.25 MiB) + and 128 KiB (131,072 B, 0.125 MiB) +
l2$ size2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) + and 0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) +
ldate3000 +
manufacturerTSMC +
market segmentMobile +
max memory bandwidth31.78 GiB/s (32,542.72 MiB/s, 34.124 GB/s, 34,123.515 MB/s, 0.031 TiB/s, 0.0341 TB/s) +
max memory channels4 +
microarchitectureCortex-A76 + and Cortex-A55 +
model number980 +
nameKirin 980 +
process7 nm (0.007 μm, 7.0e-6 mm) +
supported memory typeLPDDR4X-4266 +
technologyCMOS +
thread count8 +
transistor count6,900,000,000 +
used byHuawei P30 +, Huawei P30 Pro +, Huawei Mate 20 +, Huawei Mate 20 Pro +, Huawei Mate 20 X +, Huawei Mate 20 X 5G +, Huawei Mate 20 RS Porsche Design +, Huawei Nova 5T +, Honor Magic 2 +, Honor View 20 / V20 +, Huawei Mate X +, Huawei Honor 20 +, Huawei Honor 20 Pro +, Huawei Mediapad M6 8.4 +, Huawei Mediapad M6 10.8 + and Huawei Nova 5 Pro +
word size64 bit (8 octets, 16 nibbles) +