From WikiChip
Difference between revisions of "ampere computing/emag/8180"
m (David moved page ampere computing/a1 to ampere computing/emag) |
|||
(10 intermediate revisions by 2 users not shown) | |||
Line 1: | Line 1: | ||
− | {{ampere title| | + | {{ampere title|eMAG 8180}} |
{{chip | {{chip | ||
− | + | |name=eMAG 8180 | |
− | |name= | + | |image=emag (front).jpg |
− | |image= | ||
|designer=Ampere Computing | |designer=Ampere Computing | ||
|manufacturer=TSMC | |manufacturer=TSMC | ||
− | |model number= | + | |model number=8180 |
|market=Server | |market=Server | ||
|first announced=February 5, 2018 | |first announced=February 5, 2018 | ||
− | |release price=$ | + | |first launched=September 8, 2018 |
+ | |release price=$850 | ||
+ | |family=eMAG | ||
+ | |series=eMAG 1 | ||
|frequency=3,000 MHz | |frequency=3,000 MHz | ||
|turbo frequency=3,300 MHz | |turbo frequency=3,300 MHz | ||
Line 30: | Line 32: | ||
|package module 1={{packages/ampere_computing/fcbga-3211}} | |package module 1={{packages/ampere_computing/fcbga-3211}} | ||
}} | }} | ||
− | ''' | + | '''eMAG 8180''' is a {{arch|64}} [[dotriaconta-core]] [[ARM]] server microprocessor introduced by [[ampere computing|Ampere]] in [[2018]]. Fabricated on [[TSMC]]'s [[16 nm process|16FF+]] based on the {{apm|Skylark|l=arch}} microarchitecture, this processor operates at 3 GHz with a TDP of 125 W and a turbo of up to 3.3 GHz. This processor supports up to 8 channels of DDR4-2666 memory. |
− | |||
− | |||
− | |||
− | |||
== Cache == | == Cache == | ||
Line 121: | Line 119: | ||
== Block Diagram == | == Block Diagram == | ||
[[File:ampere a1 block diagram.png|750px]] | [[File:ampere a1 block diagram.png|750px]] | ||
+ | |||
+ | == Documents == | ||
+ | * [[:File:eMAG8180 PB.pdf|Product Brief]] |
Latest revision as of 01:00, 26 September 2018
Edit Values | |||||||
eMAG 8180 | |||||||
General Info | |||||||
Designer | Ampere Computing | ||||||
Manufacturer | TSMC | ||||||
Model Number | 8180 | ||||||
Market | Server | ||||||
Introduction | February 5, 2018 (announced) September 8, 2018 (launched) | ||||||
Release Price | $850 | ||||||
General Specs | |||||||
Family | eMAG | ||||||
Series | eMAG 1 | ||||||
Frequency | 3,000 MHz | ||||||
Turbo Frequency | 3,300 MHz | ||||||
Microarchitecture | |||||||
ISA | ARMv8 (ARM) | ||||||
Microarchitecture | Skylark | ||||||
Process | 16 nm | ||||||
Technology | CMOS | ||||||
Word Size | 64 bit | ||||||
Cores | 32 | ||||||
Threads | 32 | ||||||
Max Memory | 1 TiB | ||||||
Multiprocessing | |||||||
Max SMP | 1-Way (Uniprocessor) | ||||||
Electrical | |||||||
Vcore | 0.85 V | ||||||
VI/O | 1.8, 3.3 | ||||||
TDP | 125 W | ||||||
Tjunction | 0 °C – 90 °C | ||||||
Packaging | |||||||
|
eMAG 8180 is a 64-bit dotriaconta-core ARM server microprocessor introduced by Ampere in 2018. Fabricated on TSMC's 16FF+ based on the Skylark microarchitecture, this processor operates at 3 GHz with a TDP of 125 W and a turbo of up to 3.3 GHz. This processor supports up to 8 channels of DDR4-2666 memory.
Cache[edit]
- Main article: Skylark § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
Memory controller[edit]
Integrated Memory Controller
|
||||||||||||||
|
Expansions[edit]
Expansion Options |
|||||||||||
|
Features[edit]
[Edit/Modify Supported Features]
Supported ARM Extensions & Processor Features
|
||||||||
|
Block Diagram[edit]
Documents[edit]
Facts about "eMAG 8180 - Ampere"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | eMAG 8180 - Ampere#package + and eMAG 8180 - Ampere#pcie + |
base frequency | 3,000 MHz (3 GHz, 3,000,000 kHz) + |
core count | 32 + |
core voltage | 0.85 V (8.5 dV, 85 cV, 850 mV) + |
designer | Ampere Computing + |
family | eMAG + |
first announced | February 5, 2018 + |
first launched | September 8, 2018 + |
full page name | ampere computing/emag/8180 + |
has ecc memory support | true + |
instance of | microprocessor + |
io voltage | 1.8 V (18 dV, 180 cV, 1,800 mV) + and 3.3 V (33 dV, 330 cV, 3,300 mV) + |
isa | ARMv8 + |
isa family | ARM + |
l1$ size | 2,048 KiB (2,097,152 B, 2 MiB) + |
l1d$ size | 1,024 KiB (1,048,576 B, 1 MiB) + |
l1i$ size | 1,024 KiB (1,048,576 B, 1 MiB) + |
l2$ size | 4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) + |
l3$ size | 32 MiB (32,768 KiB, 33,554,432 B, 0.0313 GiB) + |
ldate | September 8, 2018 + |
main image | + |
manufacturer | TSMC + |
market segment | Server + |
max cpu count | 1 + |
max junction temperature | 363.15 K (90 °C, 194 °F, 653.67 °R) + |
max memory | 1,048,576 MiB (1,073,741,824 KiB, 1,099,511,627,776 B, 1,024 GiB, 1 TiB) + |
max memory bandwidth | 158.95 GiB/s (162,764.8 MiB/s, 170.671 GB/s, 170,671.263 MB/s, 0.155 TiB/s, 0.171 TB/s) + |
max memory channels | 8 + |
max sata ports | 4 + |
max usb ports | 2 + |
microarchitecture | Skylark + |
min junction temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
model number | 8180 + |
name | eMAG 8180 + |
package | FCBGA-3211 + |
process | 16 nm (0.016 μm, 1.6e-5 mm) + |
release price | $ 850.00 (€ 765.00, £ 688.50, ¥ 87,830.50) + |
series | eMAG 1 + |
smp max ways | 1 + |
supported memory type | DDR4-2666 + and DDR4-2400 + |
tdp | 125 W (125,000 mW, 0.168 hp, 0.125 kW) + |
technology | CMOS + |
thread count | 32 + |
turbo frequency | 3,300 MHz (3.3 GHz, 3,300,000 kHz) + |
word size | 64 bit (8 octets, 16 nibbles) + |