From WikiChip
Difference between revisions of "zhaoxin/kaisheng/kh-26800"
(KH-26800) |
(→Expansions) |
||
Line 74: | Line 74: | ||
|pcie revision=3.0 | |pcie revision=3.0 | ||
|pcie lanes=24 | |pcie lanes=24 | ||
− | |||
− | |||
− | |||
}} | }} | ||
}} | }} |
Latest revision as of 00:51, 31 January 2018
Edit Values | |
KaisHeng KH-26800 | |
![]() | |
KH-26800 front | |
General Info | |
Designer | Zhaoxin |
Manufacturer | HLMC |
Model Number | KH-26800 |
Part Number | KH-26800 |
Market | Server, Networking, Embedded |
Introduction | December 28, 2017 (announced) December 28, 2017 (launched) |
General Specs | |
Family | KaisHeng |
Series | KH-20000 |
Frequency | 2,000 MHz |
Bus type | PCIe 3.0 |
Bus rate | 4 × 8 GT/s |
Microarchitecture | |
ISA | x86-64 (x86) |
Microarchitecture | WuDaoKou |
Process | 28 nm |
Transistors | 2,100,000,000 |
Technology | CMOS |
Die | 187 mm² |
Word Size | 64 bit |
Cores | 8 |
Threads | 8 |
Max Memory | 128 GiB |
Multiprocessing | |
Max SMP | 1-Way (Uniprocessor) |
Electrical | |
Tjunction | 0 °C – 90 °C |
KaisHeng KH-26800 is a 64-bit octa-core x86 microprocessor designed by Zhaoxin and introduced in late 2017 specifically for the Chinese market. This processor is fabricated on a 28 nm process based on the WuDaoKou microarchitecture. The KH-26800 operates at 2 GHz with a TDP of ? W and supports up to 128 GiB of dual-channel DDR4-2133 ECC memory.
Contents
Cache[edit]
- Main article: WuDaoKou § Cache
![]() |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||
|
Memory controller[edit]
![]() |
Integrated Memory Controller
|
|||||||||||||
|
Expansions[edit]
![]() |
Expansion Options |
|||
|
Features[edit]
[Edit/Modify Supported Features]
![]() |
Supported x86 Extensions & Processor Features
|
|||||||||||||||||||||||||||||||||||||||||||||||
|
Facts about "KaisHeng KH-26800 - Zhaoxin"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | KaisHeng KH-26800 - Zhaoxin#pcie + |
base frequency | 2,000 MHz (2 GHz, 2,000,000 kHz) + |
bus links | 4 + |
bus rate | 8,000 MT/s (8 GT/s, 8,000,000 kT/s) + |
bus type | PCIe 3.0 + |
core count | 8 + |
designer | Zhaoxin + |
die area | 187 mm² (0.29 in², 1.87 cm², 187,000,000 µm²) + |
family | KaisHeng + |
first announced | December 28, 2017 + |
first launched | December 28, 2017 + |
full page name | zhaoxin/kaisheng/kh-26800 + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has ecc memory support | true + |
has extended page tables support | true + |
has feature | Advanced Encryption Standard Instruction Set Extension +, Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Extended Page Tables +, Intel VT-x + and Trusted Execution Technology + |
has intel trusted execution technology | true + |
has intel vt-x technology | true + |
has second level address translation support | true + |
has x86 advanced encryption standard instruction set extension | true + |
instance of | microprocessor + |
isa | x86-64 + |
isa family | x86 + |
l1$ size | 512 KiB (524,288 B, 0.5 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 256 KiB (262,144 B, 0.25 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 256 KiB (262,144 B, 0.25 MiB) + |
l2$ description | 32-way set associative + |
l2$ size | 8 MiB (8,192 KiB, 8,388,608 B, 0.00781 GiB) + |
ldate | December 28, 2017 + |
main image | ![]() |
main image caption | KH-26800 front + |
manufacturer | HLMC + |
market segment | Embedded +, Networking + and Server + |
max cpu count | 1 + |
max junction temperature | 363.15 K (90 °C, 194 °F, 653.67 °R) + |
max memory | 131,072 MiB (134,217,728 KiB, 137,438,953,472 B, 128 GiB, 0.125 TiB) + |
max memory bandwidth | 31.79 GiB/s (32,552.96 MiB/s, 34.134 GB/s, 34,134.253 MB/s, 0.031 TiB/s, 0.0341 TB/s) + |
max memory channels | 2 + |
microarchitecture | WuDaoKou + |
min junction temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
model number | KH-26800 + |
name | KaisHeng KH-26800 + |
part number | KH-26800 + |
process | 28 nm (0.028 μm, 2.8e-5 mm) + |
series | KH-20000 + |
smp max ways | 1 + |
supported memory type | DDR4-2133 + |
technology | CMOS + |
thread count | 8 + |
transistor count | 2,100,000,000 + |
word size | 64 bit (8 octets, 16 nibbles) + |