From WikiChip
Difference between revisions of "esperanto/microarchitectures/et-maxion"
< esperanto

(Architecture)
 
Line 30: Line 30:
  
 
== Architecture ==
 
== Architecture ==
 +
{{future information}}
 
=== Key changes from {{ucberkeley|BOOM v2|l=arch}} ===
 
=== Key changes from {{ucberkeley|BOOM v2|l=arch}} ===
 
{{empty section}}
 
{{empty section}}

Latest revision as of 03:58, 9 February 2018

Edit Values
ET-Maxion µarch
General Info
Arch TypeCPU
DesignerEsperanto
ManufacturerTSMC
Introduction2018
Process7 nm
Pipeline
TypeSuperscalar, Superpipeline
OoOEYes
SpeculativeYes
Reg RenamingYes
Instructions
ISARV64
ExtensionsI, M, A, F, D, C
Succession
Contemporary
ET-Minion

ET-Maxion is a high-performance RISC-V microarchitecture designed by Esperanto. ET-Maxion is also sold as a licensable IP core.

Process Technology[edit]

ET-Minion is designed and optimized for TSMC's 7 nm process although it may be back-ported to older nodes in the future.

Architecture[edit]

Symbol version future.svg Preliminary Data! Information presented in this article deal with future products, data, features, and specifications that have yet to be finalized, announced, or released. Information may be incomplete and can change by final release.

Key changes from BOOM v2[edit]

New text document.svg This section is empty; you can help add the missing info by editing this page.

Block Diagram[edit]

New text document.svg This section is empty; you can help add the missing info by editing this page.

Memory Hierarchy[edit]

New text document.svg This section is empty; you can help add the missing info by editing this page.
codenameET-Maxion +
designerEsperanto +
first launched2018 +
full page nameesperanto/microarchitectures/et-maxion +
instance ofmicroarchitecture +
instruction set architectureRV64 +
manufacturerTSMC +
microarchitecture typeCPU +
nameET-Maxion +
process7 nm (0.007 μm, 7.0e-6 mm) +