Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "esperanto/microarchitectures/et-maxion"
(maxion) |
(→Architecture) |
||
| (5 intermediate revisions by one other user not shown) | |||
| Line 1: | Line 1: | ||
{{esperanto title|ET-Maxion|arch}} | {{esperanto title|ET-Maxion|arch}} | ||
| − | {{microarchitecture}} | + | {{microarchitecture |
| + | |atype=CPU | ||
| + | |name=ET-Maxion | ||
| + | |designer=Esperanto | ||
| + | |manufacturer=TSMC | ||
| + | |introduction=2018 | ||
| + | |process=7 nm | ||
| + | |type=Superscalar | ||
| + | |type 2=Superpipeline | ||
| + | |oooe=Yes | ||
| + | |speculative=Yes | ||
| + | |renaming=Yes | ||
| + | |isa=RV64 | ||
| + | |extension=I | ||
| + | |extension 2=M | ||
| + | |extension 3=A | ||
| + | |extension 4=F | ||
| + | |extension 5=D | ||
| + | |extension 6=C | ||
| + | |predecessor=BOOM v2 | ||
| + | |predecessor link=uc berkeley/microarchitectures/boom v2 | ||
| + | |contemporary=ET-Minion | ||
| + | |contemporary link=esperanto/microarchitectures/et-minion | ||
| + | }} | ||
| + | '''ET-Maxion''' is a high-performance [[RISC-V]] microarchitecture designed by [[Esperanto]]. ET-Maxion is also sold as a licensable [[IP core]]. | ||
| + | |||
| + | == Process Technology == | ||
| + | ET-Minion is designed and optimized for [[TSMC]]'s [[7 nm process]] although it may be back-ported to older nodes in the future. | ||
| + | |||
| + | == Architecture == | ||
| + | {{future information}} | ||
| + | === Key changes from {{ucberkeley|BOOM v2|l=arch}} === | ||
| + | {{empty section}} | ||
| + | |||
| + | === Block Diagram === | ||
| + | {{empty section}} | ||
| + | |||
| + | === Memory Hierarchy === | ||
| + | {{empty section}} | ||
Latest revision as of 03:58, 9 February 2018
| Edit Values | |
| ET-Maxion µarch | |
| General Info | |
| Arch Type | CPU |
| Designer | Esperanto |
| Manufacturer | TSMC |
| Introduction | 2018 |
| Process | 7 nm |
| Pipeline | |
| Type | Superscalar, Superpipeline |
| OoOE | Yes |
| Speculative | Yes |
| Reg Renaming | Yes |
| Instructions | |
| ISA | RV64 |
| Extensions | I, M, A, F, D, C |
| Succession | |
| Contemporary | |
| ET-Minion | |
ET-Maxion is a high-performance RISC-V microarchitecture designed by Esperanto. ET-Maxion is also sold as a licensable IP core.
Contents
Process Technology[edit]
ET-Minion is designed and optimized for TSMC's 7 nm process although it may be back-ported to older nodes in the future.
Architecture[edit]
 |
Preliminary Data! Information presented in this article deal with future products, data, features, and specifications that have yet to be finalized, announced, or released. Information may be incomplete and can change by final release. |
Key changes from BOOM v2[edit]
 |
This section is empty; you can help add the missing info by editing this page. |
Block Diagram[edit]
| |
This section is empty; you can help add the missing info by editing this page. |
Memory Hierarchy[edit]
| |
This section is empty; you can help add the missing info by editing this page. |
Facts about "ET-Maxion - Microarchitectures - Esperanto"
| codename | ET-Maxion + |
| designer | Esperanto + |
| first launched | 2018 + |
| full page name | esperanto/microarchitectures/et-maxion + |
| instance of | microarchitecture + |
| instruction set architecture | RV64 + |
| manufacturer | TSMC + |
| microarchitecture type | CPU + |
| name | ET-Maxion + |
| process | 7 nm (0.007 μm, 7.0e-6 mm) + |