From WikiChip
Difference between revisions of "intel/xeon phi/7235"
(4 intermediate revisions by 2 users not shown) | |||
Line 13: | Line 13: | ||
|first announced=December 18, 2017 | |first announced=December 18, 2017 | ||
|first launched=December 18, 2017 | |first launched=December 18, 2017 | ||
+ | |last order=August 9, 2019 | ||
+ | |last shipment=July 31, 2020 | ||
|family=Xeon Phi | |family=Xeon Phi | ||
|series=x205 | |series=x205 | ||
Line 33: | Line 35: | ||
|v core max=1.2 V | |v core max=1.2 V | ||
|tdp=250 W | |tdp=250 W | ||
− | |tcase min= | + | |tcase min=5 °C |
− | |tcase max= | + | |tcase max=72 °C |
− | |package | + | |dts min=5 °C |
+ | |dts max=84 °C | ||
+ | |package name 1=intel,fclga_3647 | ||
}} | }} | ||
'''Xeon Phi 7235''' is a 64-core [[x86]] [[many-core microprocessor]] introduced by [[Intel]] in late [[2017]] specifically designed to [[accelerator|accelerate]] artificial intelligence workloads. This processor, which is fabricated on their own [[14 nm process]] based on the {{intel|Knights Mill|l=arch}} microarchitecture, operates at a frequency of 1.3 GHz with a TDP of 250 W and a turbo of 1.4 GHz. | '''Xeon Phi 7235''' is a 64-core [[x86]] [[many-core microprocessor]] introduced by [[Intel]] in late [[2017]] specifically designed to [[accelerator|accelerate]] artificial intelligence workloads. This processor, which is fabricated on their own [[14 nm process]] based on the {{intel|Knights Mill|l=arch}} microarchitecture, operates at a frequency of 1.3 GHz with a TDP of 250 W and a turbo of 1.4 GHz. | ||
Line 60: | Line 64: | ||
== Memory controller == | == Memory controller == | ||
{{memory controller | {{memory controller | ||
− | |type=DDR4- | + | |type=DDR4-2133 |
|ecc=Yes | |ecc=Yes | ||
|max mem=384 GiB | |max mem=384 GiB | ||
|controllers=2 | |controllers=2 | ||
|channels=6 | |channels=6 | ||
− | |max bandwidth= | + | |max bandwidth=95.35 GiB/s |
− | |bandwidth schan= | + | |bandwidth schan=15.89 GiB/s |
− | |bandwidth dchan= | + | |bandwidth dchan=31.78 GiB/s |
− | |bandwidth qchan= | + | |bandwidth qchan=63.57 GiB/s |
− | |bandwidth hchan= | + | |bandwidth hchan=95.35 GiB/s |
}} | }} | ||
Line 82: | Line 86: | ||
|pcie config 2=x8 | |pcie config 2=x8 | ||
|pcie config 3=x4 | |pcie config 3=x4 | ||
− | |pcie config | + | |pcie config 4=x2 |
− | |pcie config | + | |pcie config 5=x1 |
}} | }} | ||
}} | }} | ||
+ | |||
== Features == | == Features == | ||
{{x86 features | {{x86 features |
Latest revision as of 10:28, 10 May 2019
Edit Values | |
Xeon Phi 7235 | |
![]() | |
General Info | |
Designer | Intel |
Manufacturer | Intel |
Model Number | 7235 |
Part Number | HJ8068303823900 |
S-Spec | SR3VF |
Market | Workstation, Server, Supercomputer |
Introduction | December 18, 2017 (announced) December 18, 2017 (launched) |
End-of-life | August 9, 2019 (last order) July 31, 2020 (last shipment) |
Shop | Amazon |
General Specs | |
Family | Xeon Phi |
Series | x205 |
Locked | Yes |
Frequency | 1,300 MHz |
Turbo Frequency | 1,400 MHz (1 core) |
Clock multiplier | 15 |
Microarchitecture | |
ISA | x86-64 (x86) |
Microarchitecture | Knights Mill |
Core Stepping | A0 |
Process | 14 nm |
Technology | CMOS |
Word Size | 64 bit |
Cores | 64 |
Threads | 256 |
Max Memory | 384 GiB |
Multiprocessing | |
Max SMP | 1-Way (Uniprocessor) |
Electrical | |
Vcore | 0.55 V-1.2 V |
TDP | 250 W |
Tcase | 5 °C – 72 °C |
TDTS | 5 °C – 84 °C |
Packaging | |
Package | FCLGA-3647 (FCLGA) |
Dimension | 76.16 mm × 56.6 mm |
Pitch | 0.8585 mm × 0.9906 mm |
Contacts | 3647 |
Socket | Socket P, LGA-3647 |
Xeon Phi 7235 is a 64-core x86 many-core microprocessor introduced by Intel in late 2017 specifically designed to accelerate artificial intelligence workloads. This processor, which is fabricated on their own 14 nm process based on the Knights Mill microarchitecture, operates at a frequency of 1.3 GHz with a TDP of 250 W and a turbo of 1.4 GHz.
Contents
Cache[edit]
- Main article: Knights Mill § Cache
![]() |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||
|
Memory controller[edit]
![]() |
Integrated Memory Controller
|
|||||||||||||
|
Expansions[edit]
![]() |
Expansion Options |
||||
|
Features[edit]
[Edit/Modify Supported Features]
Facts about "Xeon Phi 7235 - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Xeon Phi 7235 - Intel#pcie + |
base frequency | 1,300 MHz (1.3 GHz, 1,300,000 kHz) + |
clock multiplier | 15 + |
core count | 64 + |
core stepping | A0 + |
core voltage (max) | 1.2 V (12 dV, 120 cV, 1,200 mV) + |
core voltage (min) | 0.55 V (5.5 dV, 55 cV, 550 mV) + |
designer | Intel + |
family | Xeon Phi + |
first announced | December 18, 2017 + |
first launched | December 18, 2017 + |
full page name | intel/xeon phi/7235 + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has advanced vector extensions 512 | true + |
has ecc memory support | true + |
has extended page tables support | true + |
has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Vector Extensions 512 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Intel VT-x +, Intel VT-d + and Extended Page Tables + |
has intel turbo boost technology 2 0 | true + |
has intel vt-d technology | true + |
has intel vt-x technology | true + |
has locked clock multiplier | true + |
has second level address translation support | true + |
has simultaneous multithreading | true + |
has x86 advanced encryption standard instruction set extension | true + |
instance of | microprocessor + |
isa | x86-64 + |
isa family | x86 + |
l1$ size | 4,096 KiB (4,194,304 B, 4 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 2,048 KiB (2,097,152 B, 2 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 2,048 KiB (2,097,152 B, 2 MiB) + |
l2$ description | 16-way set associative + |
l2$ size | 32 MiB (32,768 KiB, 33,554,432 B, 0.0313 GiB) + |
ldate | December 18, 2017 + |
main image | ![]() |
manufacturer | Intel + |
market segment | Workstation +, Server + and Supercomputer + |
max case temperature | 350.15 K (77 °C, 170.6 °F, 630.27 °R) + |
max cpu count | 1 + |
max memory | 393,216 MiB (402,653,184 KiB, 412,316,860,416 B, 384 GiB, 0.375 TiB) + |
max memory bandwidth | 107.3 GiB/s (109,875.2 MiB/s, 115.212 GB/s, 115,212.498 MB/s, 0.105 TiB/s, 0.115 TB/s) + |
max memory channels | 6 + |
microarchitecture | Knights Mill + |
min case temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
model number | 7235 + |
name | Xeon Phi 7235 + |
part number | HJ8068303823900 + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
s-spec | SR3VF + |
series | x205 + |
smp max ways | 1 + |
supported memory type | DDR4-2400 + |
tdp | 250 W (250,000 mW, 0.335 hp, 0.25 kW) + |
technology | CMOS + |
thread count | 256 + |
turbo frequency (1 core) | 1,400 MHz (1.4 GHz, 1,400,000 kHz) + |
word size | 64 bit (8 octets, 16 nibbles) + |