From WikiChip
Difference between revisions of "intel/xeon gold/6138"
< intel‎ | xeon gold

 
(12 intermediate revisions by 3 users not shown)
Line 1: Line 1:
 
{{intel title|Xeon Gold 6138}}
 
{{intel title|Xeon Gold 6138}}
−
{{mpu
+
{{chip
 
|name=Xeon Gold 6138
 
|name=Xeon Gold 6138
 
|image=skylake sp (basic).png
 
|image=skylake sp (basic).png
Line 9: Line 9:
 
|part number 2=CD8067303406100
 
|part number 2=CD8067303406100
 
|s-spec=SR3B5
 
|s-spec=SR3B5
 +
|s-spec qs=QMS0
 
|market=Server
 
|market=Server
 
|first announced=April 25, 2017
 
|first announced=April 25, 2017
Line 14: Line 15:
 
|release price=$2612.00
 
|release price=$2612.00
 
|family=Xeon Gold
 
|family=Xeon Gold
−
|series=6000
+
|series=6100
 
|locked=Yes
 
|locked=Yes
 
|frequency=2,000 MHz
 
|frequency=2,000 MHz
Line 22: Line 23:
 
|bus rate=8 GT/s
 
|bus rate=8 GT/s
 
|clock multiplier=20
 
|clock multiplier=20
 +
|cpuid=0x50654
 
|isa=x86-64
 
|isa=x86-64
 
|isa family=x86
 
|isa family=x86
−
|microarch=Skylake
+
|microarch=Skylake (server)
 
|platform=Purley
 
|platform=Purley
 
|chipset=Lewisburg
 
|chipset=Lewisburg
Line 35: Line 37:
 
|core count=20
 
|core count=20
 
|thread count=40
 
|thread count=40
 +
|max memory=768 GiB
 
|max cpus=4
 
|max cpus=4
−
|max memory=768 GiB
+
|smp interconnect=UPI
 +
|smp interconnect links=3
 +
|smp interconnect rate=10.4 GT/s
 
|tdp=125 W
 
|tdp=125 W
 
|tcase min=0 °C
 
|tcase min=0 °C
 
|tcase max=86 °C
 
|tcase max=86 °C
−
|package module 1={{packages/intel/fclga-3647}}
+
|dts min=0 °C
 +
|dts max=93 °C
 +
|package name 1=intel,fclga_3647
 +
|successor=Xeon Gold 6238
 +
|successor link=intel/xeon_gold/6238
 
}}
 
}}
−
'''Xeon Gold 6138''' is a {{arch|64}} [[20-core]] [[x86]] multi-socket high performance server microprocessor introduced by [[Intel]] in mid-2017. This chip supports up to 4-way multiprocessing. The Gold 6138, which is based on the server configuration of the {{intel|Skylake|l=arch}} microarchitecture and is manufactured on a [[14 nm process|14 nm+ process]], sports 2 {{x86|AVX-512}} [[FMA]] units as well as three {{intel|Ultra Path Interconnect}} links. This microprocessor, which operates at 2 GHz with a TDP of 125 W and a {{intel|turbo boost}} frequency of up to 3.7 GHz, supports up 768 GiB of hexa-channel DDR4-2666 ECC memory.
+
'''Xeon Gold 6138''' is a {{arch|64}} [[20-core]] [[x86]] multi-socket high performance server microprocessor introduced by [[Intel]] in mid-2017. This chip supports up to 4-way multiprocessing. The Gold 6138, which is based on the server configuration of the {{intel|Skylake (server)|Skylake|l=arch}} microarchitecture and is manufactured on a [[14 nm process|14 nm+ process]], sports 2 {{x86|AVX-512}} [[FMA]] units as well as three {{intel|Ultra Path Interconnect}} links. This microprocessor, which operates at 2 GHz with a TDP of 125 W and a {{intel|turbo boost}} frequency of up to 3.7 GHz, supports up 768 GiB of hexa-channel DDR4-2666 ECC memory.
  
 
== Cache ==
 
== Cache ==
−
{{main|intel/microarchitectures/skylake#Memory_Hierarchy|l1=Skylake § Cache}}
+
{{main|intel/microarchitectures/skylake_(server)#Memory_Hierarchy|l1=Skylake § Cache}}
 
{{cache size
 
{{cache size
 
|l1 cache=1.25 MiB
 
|l1 cache=1.25 MiB
Line 183: Line 192:
 
== Frequencies ==
 
== Frequencies ==
 
{{see also|intel/frequency_behavior|l1=Intel's CPU Frequency Behavior}}
 
{{see also|intel/frequency_behavior|l1=Intel's CPU Frequency Behavior}}
−
{{frequency table}}
+
{{frequency table
 +
|freq_base=2,000 MHz
 +
|freq_1=3,700 MHz
 +
|freq_2=3,700 MHz
 +
|freq_3=3,500 MHz
 +
|freq_4=3,500 MHz
 +
|freq_5=3,400 MHz
 +
|freq_6=3,400 MHz
 +
|freq_7=3,400 MHz
 +
|freq_8=3,400 MHz
 +
|freq_9=3,200 MHz
 +
|freq_10=3,200 MHz
 +
|freq_11=3,200 MHz
 +
|freq_12=3,200 MHz
 +
|freq_13=2,900 MHz
 +
|freq_14=2,900 MHz
 +
|freq_15=2,900 MHz
 +
|freq_16=2,900 MHz
 +
|freq_17=2,700 MHz
 +
|freq_18=2,700 MHz
 +
|freq_19=2,700 MHz
 +
|freq_20=2,700 MHz
 +
|freq_avx2_base=1,600 MHz
 +
|freq_avx2_1=3,600 MHz
 +
|freq_avx2_2=3,600 MHz
 +
|freq_avx2_3=3,400 MHz
 +
|freq_avx2_4=3,400 MHz
 +
|freq_avx2_5=3,200 MHz
 +
|freq_avx2_6=3,200 MHz
 +
|freq_avx2_7=3,200 MHz
 +
|freq_avx2_8=3,200 MHz
 +
|freq_avx2_9=2,700 MHz
 +
|freq_avx2_10=2,700 MHz
 +
|freq_avx2_11=2,700 MHz
 +
|freq_avx2_12=2,700 MHz
 +
|freq_avx2_13=2,500 MHz
 +
|freq_avx2_14=2,500 MHz
 +
|freq_avx2_15=2,500 MHz
 +
|freq_avx2_16=2,500 MHz
 +
|freq_avx2_17=2,300 MHz
 +
|freq_avx2_18=2,300 MHz
 +
|freq_avx2_19=2,300 MHz
 +
|freq_avx2_20=2,300 MHz
 +
|freq_avx512_base=1,300 MHz
 +
|freq_avx512_1=3,500 MHz
 +
|freq_avx512_2=3,500 MHz
 +
|freq_avx512_3=3,300 MHz
 +
|freq_avx512_4=3,300 MHz
 +
|freq_avx512_5=2,700 MHz
 +
|freq_avx512_6=2,700 MHz
 +
|freq_avx512_7=2,700 MHz
 +
|freq_avx512_8=2,700 MHz
 +
|freq_avx512_9=2,300 MHz
 +
|freq_avx512_10=2,300 MHz
 +
|freq_avx512_11=2,300 MHz
 +
|freq_avx512_12=2,300 MHz
 +
|freq_avx512_13=2,000 MHz
 +
|freq_avx512_14=2,000 MHz
 +
|freq_avx512_15=2,000 MHz
 +
|freq_avx512_16=2,000 MHz
 +
|freq_avx512_17=1,900 MHz
 +
|freq_avx512_18=1,900 MHz
 +
|freq_avx512_19=1,900 MHz
 +
|freq_avx512_20=1,900 MHz
 +
}}
 +
 
 +
[[Category:microprocessor models by intel based on skylake extreme core count die]]

Latest revision as of 00:20, 29 December 2019

Edit Values
Xeon Gold 6138
skylake sp (basic).png
General Info
DesignerIntel
ManufacturerIntel
Model Number6138
Part NumberBX806736138,
CD8067303406100
S-SpecSR3B5
QMS0 (QS)
MarketServer
IntroductionApril 25, 2017 (announced)
July 11, 2017 (launched)
Release Price$2612.00
ShopAmazon
General Specs
FamilyXeon Gold
Series6100
LockedYes
Frequency2,000 MHz
Turbo Frequency3,700 MHz (1 core)
Bus typeDMI 3.0
Bus rate4 × 8 GT/s
Clock multiplier20
CPUID0x50654
Microarchitecture
ISAx86-64 (x86)
MicroarchitectureSkylake (server)
PlatformPurley
ChipsetLewisburg
Core NameSkylake SP
Core Family6
Core SteppingH0
Process14 nm
TechnologyCMOS
Word Size64 bit
Cores20
Threads40
Max Memory768 GiB
Multiprocessing
Max SMP4-Way (Multiprocessor)
InterconnectUPI
Interconnect Links3
Interconnect Rate10.4 GT/s
Electrical
TDP125 W
Tcase0 °C – 86 °C
TDTS0 °C – 93 °C
Packaging
PackageFCLGA-3647 (FCLGA)
Dimension76.16 mm × 56.6 mm
Pitch0.8585 mm × 0.9906 mm
Contacts3647
SocketSocket P, LGA-3647
Succession

Xeon Gold 6138 is a 64-bit 20-core x86 multi-socket high performance server microprocessor introduced by Intel in mid-2017. This chip supports up to 4-way multiprocessing. The Gold 6138, which is based on the server configuration of the Skylake microarchitecture and is manufactured on a 14 nm+ process, sports 2 AVX-512 FMA units as well as three Ultra Path Interconnect links. This microprocessor, which operates at 2 GHz with a TDP of 125 W and a turbo boost frequency of up to 3.7 GHz, supports up 768 GiB of hexa-channel DDR4-2666 ECC memory.

Cache[edit]

Main article: Skylake § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$1.25 MiB
1,280 KiB
1,310,720 B
L1I$640 KiB
655,360 B
0.625 MiB
20x32 KiB8-way set associative 
L1D$640 KiB
655,360 B
0.625 MiB
20x32 KiB8-way set associativewrite-back
L2$20 MiB
20,480 KiB
20,971,520 B
0.0195 GiB
  20x1 MiB16-way set associativewrite-back
L3$27.5 MiB
28,160 KiB
28,835,840 B
0.0269 GiB
  20x1.375 MiB11-way set associativewrite-back

Memory controller[edit]

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeDDR4-2666
Supports ECCYes
Max Mem768 GiB
Controllers2
Channels6
Max Bandwidth119.21 GiB/s
122,071.04 MiB/s
128.001 GB/s
128,000.763 MB/s
0.116 TiB/s
0.128 TB/s
Bandwidth
Single 19.87 GiB/s
Double 39.74 GiB/s
Quad 79.47 GiB/s
Hexa 119.21 GiB/s

Expansions[edit]

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIe
Revision3.0
Max Lanes48
Configsx16, x8, x4


Features[edit]

[Edit/Modify Supported Features]

Cog-icon-grey.svg
Supported x86 Extensions & Processor Features
MMXMMX Extension
EMMXExtended MMX Extension
SSEStreaming SIMD Extensions
SSE2Streaming SIMD Extensions 2
SSE3Streaming SIMD Extensions 3
SSSE3Supplemental SSE3
SSE4.1Streaming SIMD Extensions 4.1
SSE4.2Streaming SIMD Extensions 4.2
AVXAdvanced Vector Extensions
AVX2Advanced Vector Extensions 2
AVX-512Advanced Vector 512-bit
AVX512FAVX-512 Foundation
AVX512CDAVX-512 Conflict Detection
AVX512BWAVX-512 Byte and Word
AVX512DQAVX-512 Doubleword and Quadword Instructions
AVX512VLAVX-512 Vector Length
ABMAdvanced Bit Manipulation
BMI1Bit Manipulation Instruction Set 1
BMI2Bit Manipulation Instruction Set 2
FMA33-Operand Fused-Multiply-Add
AESAES Encryption Instructions
RdRandHardware RNG
ADXMulti-Precision Add-Carry
CLMULCarry-less Multiplication Extension
F16C16-bit Floating Point Conversion
x86-1616-bit x86
x86-3232-bit x86
x86-6464-bit x86
RealReal Mode
ProtectedProtected Mode
SMMSystem Management Mode
FPUIntegrated x87 FPU
NXNo-eXecute
HTHyper-Threading
TBT 2.0Turbo Boost Technology 2.0
EISTEnhanced SpeedStep Technology
SSTSpeed Shift Technology
TXTTrusted Execution Technology (SMX)
vProIntel vPro
VT-xVT-x (Virtualization)
VT-dVT-d (I/O MMU virtualization)
EPTExtended Page Tables (SLAT)
TSXTransactional Synchronization Extensions
VMDVolume Management Device
NMNode Manager
KPTKey Protection Technology
PTTPlatform Trust Technology
Run SureRun Sure Technology (RAS Capability)
MBE CtrlMode-Based Execute Control
Node CtrlrNode Controller Support

Frequencies[edit]

See also: Intel's CPU Frequency Behavior

[Modify Frequency Info]

ModeBaseTurbo Frequency/Active Cores
1234567891011121314151617181920
Normal2,000 MHz3,700 MHz3,700 MHz3,500 MHz3,500 MHz3,400 MHz3,400 MHz3,400 MHz3,400 MHz3,200 MHz3,200 MHz3,200 MHz3,200 MHz2,900 MHz2,900 MHz2,900 MHz2,900 MHz2,700 MHz2,700 MHz2,700 MHz2,700 MHz
AVX21,600 MHz3,600 MHz3,600 MHz3,400 MHz3,400 MHz3,200 MHz3,200 MHz3,200 MHz3,200 MHz2,700 MHz2,700 MHz2,700 MHz2,700 MHz2,500 MHz2,500 MHz2,500 MHz2,500 MHz2,300 MHz2,300 MHz2,300 MHz2,300 MHz
AVX5121,300 MHz3,500 MHz3,500 MHz3,300 MHz3,300 MHz2,700 MHz2,700 MHz2,700 MHz2,700 MHz2,300 MHz2,300 MHz2,300 MHz2,300 MHz2,000 MHz2,000 MHz2,000 MHz2,000 MHz1,900 MHz1,900 MHz1,900 MHz1,900 MHz
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/xeon_gold/6138&oldid=95138"
Facts about "Xeon Gold 6138 - Intel"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Xeon Gold 6138 - Intel#io +
has advanced vector extensionstrue +
has advanced vector extensions 2true +
has advanced vector extensions 512true +
has ecc memory supporttrue +
has extended page tables supporttrue +
has featureAdvanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Vector Extensions 512 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Speed Shift Technology +, Trusted Execution Technology +, Intel vPro Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables + and Transactional Synchronization Extensions +
has intel enhanced speedstep technologytrue +
has intel speed shift technologytrue +
has intel trusted execution technologytrue +
has intel turbo boost technology 2 0true +
has intel vpro technologytrue +
has intel vt-d technologytrue +
has intel vt-x technologytrue +
has second level address translation supporttrue +
has simultaneous multithreadingtrue +
has transactional synchronization extensionstrue +
has x86 advanced encryption standard instruction set extensiontrue +
l1$ size1,280 KiB (1,310,720 B, 1.25 MiB) +
l1d$ description8-way set associative +
l1d$ size640 KiB (655,360 B, 0.625 MiB) +
l1i$ description8-way set associative +
l1i$ size640 KiB (655,360 B, 0.625 MiB) +
l2$ description16-way set associative +
l2$ size20 MiB (20,480 KiB, 20,971,520 B, 0.0195 GiB) +
l3$ description11-way set associative +
l3$ size27.5 MiB (28,160 KiB, 28,835,840 B, 0.0269 GiB) +
max memory bandwidth119.21 GiB/s (122,071.04 MiB/s, 128.001 GB/s, 128,000.763 MB/s, 0.116 TiB/s, 0.128 TB/s) +
max memory channels6 +
max pcie lanes48 +
supported memory typeDDR4-2666 +