From WikiChip
Difference between revisions of "intel/xeon gold/5118"
(19 intermediate revisions by 5 users not shown) | |||
Line 1: | Line 1: | ||
{{intel title|Xeon Gold 5118}} | {{intel title|Xeon Gold 5118}} | ||
− | {{ | + | {{chip |
|name=Xeon Gold 5118 | |name=Xeon Gold 5118 | ||
|image=skylake sp (basic).png | |image=skylake sp (basic).png | ||
Line 8: | Line 8: | ||
|part number=CD8067303536100 | |part number=CD8067303536100 | ||
|s-spec=SR3GF | |s-spec=SR3GF | ||
+ | |s-spec qs=QMXH | ||
|market=Server | |market=Server | ||
|first announced=July 11, 2017 | |first announced=July 11, 2017 | ||
Line 13: | Line 14: | ||
|release price=$1273.00 | |release price=$1273.00 | ||
|family=Xeon Gold | |family=Xeon Gold | ||
− | |series= | + | |series=5100 |
|locked=Yes | |locked=Yes | ||
|frequency=2,300 MHz | |frequency=2,300 MHz | ||
|turbo frequency1=3,200 MHz | |turbo frequency1=3,200 MHz | ||
|clock multiplier=23 | |clock multiplier=23 | ||
+ | |cpuid=0x50654 | ||
|isa=x86-64 | |isa=x86-64 | ||
|isa family=x86 | |isa family=x86 | ||
− | |microarch=Skylake | + | |microarch=Skylake (server) |
|platform=Purley | |platform=Purley | ||
|chipset=Lewisburg | |chipset=Lewisburg | ||
Line 31: | Line 33: | ||
|core count=12 | |core count=12 | ||
|thread count=24 | |thread count=24 | ||
+ | |max memory=768 GiB | ||
|max cpus=4 | |max cpus=4 | ||
− | | | + | |smp interconnect=UPI |
+ | |smp interconnect links=3 | ||
+ | |smp interconnect rate=10.4 GT/s | ||
|tdp=105 W | |tdp=105 W | ||
|tcase min=0 °C | |tcase min=0 °C | ||
|tcase max=81 °C | |tcase max=81 °C | ||
− | |package | + | |dts min=0 °C |
+ | |dts max=93 °C | ||
+ | |package name 1=intel,fclga_3647 | ||
+ | |successor=Xeon Gold 5218 | ||
+ | |successor link=intel/xeon_gold/5218 | ||
}} | }} | ||
− | '''Xeon Gold 5118''' is a {{arch|64}} [[dodeca-core]] [[x86]] multi-socket high performance server microprocessor introduced by [[Intel]] in mid-2017. This chip supports up to 4-way multiprocessing. The Gold 5118, which is based on the server configuration of the {{intel|Skylake|l=arch}} microarchitecture and is manufactured on a [[14 nm process|14 nm+ process]], sports 1 {{x86|AVX-512}} [[FMA]] unit as well as three {{intel|Ultra Path Interconnect}} links. This microprocessor, which operates at 2.3 GHz with a TDP of 105 W and a {{intel|turbo boost}} frequency of up to 3.2 GHz, supports up 768 GiB of hexa-channel DDR4-2400 ECC memory. | + | '''Xeon Gold 5118''' is a {{arch|64}} [[dodeca-core]] [[x86]] multi-socket high performance server microprocessor introduced by [[Intel]] in mid-2017. This chip supports up to 4-way multiprocessing. The Gold 5118, which is based on the server configuration of the {{intel|Skylake (server)|Skylake|l=arch}} microarchitecture and is manufactured on a [[14 nm process|14 nm+ process]], sports 1 {{x86|AVX-512}} [[FMA]] unit as well as three {{intel|Ultra Path Interconnect}} links. This microprocessor, which operates at 2.3 GHz with a TDP of 105 W and a {{intel|turbo boost}} frequency of up to 3.2 GHz, supports up 768 GiB of hexa-channel DDR4-2400 ECC memory. |
== Cache == | == Cache == | ||
− | {{main|intel/microarchitectures/ | + | {{main|intel/microarchitectures/skylake_(server)#Memory_Hierarchy|l1=Skylake § Cache}} |
{{cache size | {{cache size | ||
|l1 cache=768 KiB | |l1 cache=768 KiB | ||
Line 74: | Line 83: | ||
|bandwidth hchan=107.3 GiB/s | |bandwidth hchan=107.3 GiB/s | ||
}} | }} | ||
+ | |||
+ | == Expansions == | ||
+ | {{expansions | ||
+ | | pcie revision = 3.0 | ||
+ | | pcie lanes = 48 | ||
+ | | pcie config = x16 | ||
+ | | pcie config 2 = x8 | ||
+ | | pcie config 3 = x4 | ||
+ | }} | ||
+ | |||
+ | == Features == | ||
+ | {{x86 features | ||
+ | |real=Yes | ||
+ | |protected=Yes | ||
+ | |smm=Yes | ||
+ | |fpu=Yes | ||
+ | |x8616=Yes | ||
+ | |x8632=Yes | ||
+ | |x8664=Yes | ||
+ | |nx=Yes | ||
+ | |mmx=Yes | ||
+ | |emmx=Yes | ||
+ | |sse=Yes | ||
+ | |sse2=Yes | ||
+ | |sse3=Yes | ||
+ | |ssse3=Yes | ||
+ | |sse41=Yes | ||
+ | |sse42=Yes | ||
+ | |sse4a=No | ||
+ | |avx=Yes | ||
+ | |avx2=Yes | ||
+ | |avx512f=Yes | ||
+ | |avx512cd=Yes | ||
+ | |avx512er=No | ||
+ | |avx512pf=No | ||
+ | |avx512bw=Yes | ||
+ | |avx512dq=Yes | ||
+ | |avx512vl=Yes | ||
+ | |avx512ifma=No | ||
+ | |avx512vbmi=No | ||
+ | |avx5124fmaps=No | ||
+ | |avx5124vnniw=No | ||
+ | |avx512vpopcntdq=No | ||
+ | |abm=Yes | ||
+ | |tbm=No | ||
+ | |bmi1=Yes | ||
+ | |bmi2=Yes | ||
+ | |fma3=Yes | ||
+ | |fma4=No | ||
+ | |aes=Yes | ||
+ | |rdrand=Yes | ||
+ | |sha=No | ||
+ | |xop=No | ||
+ | |adx=Yes | ||
+ | |clmul=Yes | ||
+ | |f16c=Yes | ||
+ | |tbt1=No | ||
+ | |tbt2=Yes | ||
+ | |tbmt3=No | ||
+ | |bpt=No | ||
+ | |eist=Yes | ||
+ | |sst=Yes | ||
+ | |flex=No | ||
+ | |fastmem=No | ||
+ | |ivmd=Yes | ||
+ | |intelnode=Yes | ||
+ | |kpt=Yes | ||
+ | |ptt=Yes | ||
+ | |mbe=Yes | ||
+ | |isrt=No | ||
+ | |sba=No | ||
+ | |mwt=No | ||
+ | |sipp=No | ||
+ | |att=No | ||
+ | |ipt=No | ||
+ | |tsx=Yes | ||
+ | |txt=Yes | ||
+ | |ht=Yes | ||
+ | |vpro=Yes | ||
+ | |vtx=Yes | ||
+ | |vtd=No | ||
+ | |ept=Yes | ||
+ | |mpx=No | ||
+ | |sgx=No | ||
+ | |securekey=No | ||
+ | |osguard=No | ||
+ | |3dnow=No | ||
+ | |e3dnow=No | ||
+ | |smartmp=No | ||
+ | |powernow=No | ||
+ | |amdvi=No | ||
+ | |amdv=No | ||
+ | |amdsme=No | ||
+ | |amdtsme=No | ||
+ | |amdsev=No | ||
+ | |rvi=No | ||
+ | |smt=No | ||
+ | |sensemi=No | ||
+ | |xfr=No | ||
+ | }} | ||
+ | |||
+ | == Frequencies == | ||
+ | {{see also|intel/frequency_behavior|l1=Intel's CPU Frequency Behavior}} | ||
+ | {{frequency table | ||
+ | |freq_base=2,300 MHz | ||
+ | |freq_1=3,200 MHz | ||
+ | |freq_2=3,200 MHz | ||
+ | |freq_3=3,000 MHz | ||
+ | |freq_4=3,000 MHz | ||
+ | |freq_5=2,900 MHz | ||
+ | |freq_6=2,900 MHz | ||
+ | |freq_7=2,900 MHz | ||
+ | |freq_8=2,900 MHz | ||
+ | |freq_9=2,700 MHz | ||
+ | |freq_10=2,700 MHz | ||
+ | |freq_11=2,700 MHz | ||
+ | |freq_12=2,700 MHz | ||
+ | |freq_avx2_base=1,900 MHz | ||
+ | |freq_avx2_1=3,100 MHz | ||
+ | |freq_avx2_2=3,100 MHz | ||
+ | |freq_avx2_3=2,900 MHz | ||
+ | |freq_avx2_4=2,900 MHz | ||
+ | |freq_avx2_5=2,600 MHz | ||
+ | |freq_avx2_6=2,600 MHz | ||
+ | |freq_avx2_7=2,600 MHz | ||
+ | |freq_avx2_8=2,600 MHz | ||
+ | |freq_avx2_9=2,300 MHz | ||
+ | |freq_avx2_10=2,300 MHz | ||
+ | |freq_avx2_11=2,300 MHz | ||
+ | |freq_avx2_12=2,300 MHz | ||
+ | |freq_avx512_base=1,200 MHz | ||
+ | |freq_avx512_1=2,900 MHz | ||
+ | |freq_avx512_2=2,900 MHz | ||
+ | |freq_avx512_3=2,400 MHz | ||
+ | |freq_avx512_4=2,400 MHz | ||
+ | |freq_avx512_5=1,800 MHz | ||
+ | |freq_avx512_6=1,800 MHz | ||
+ | |freq_avx512_7=1,800 MHz | ||
+ | |freq_avx512_8=1,800 MHz | ||
+ | |freq_avx512_9=1,600 MHz | ||
+ | |freq_avx512_10=1,600 MHz | ||
+ | |freq_avx512_11=1,600 MHz | ||
+ | |freq_avx512_12=1,600 MHz | ||
+ | }} | ||
+ | |||
+ | == Benchmarks == | ||
+ | {{benchmarks main | ||
+ | | | ||
+ | {{benchmark entry|type=spec_cpu2017|test_link=https://www.spec.org/cpu2017/results/res2017q4/cpu2017-20171003-00093.html|test_timestamp=2017-09-30 22:55:00-0400|chip_count=2|core_count=24|thread_count=24|vendor=Cisco Systems|system=Cisco UCS B200 M5 (Intel Xeon Gold 5118, 2.30GHz)|SPECspeed2017_fp_base=82.7|SPECspeed2017_fp_peak=83.8}} | ||
+ | {{benchmark entry|type=spec_cpu2017|test_link=https://www.spec.org/cpu2017/results/res2017q4/cpu2017-20171003-00102.html|test_timestamp=2017-09-30 17:05:03-0400|chip_count=2|core_count=24|thread_count=24|vendor=Cisco Systems|system=Cisco UCS B200 M5 (Intel Xeon Gold 5118, 2.30GHz)|SPECspeed2017_int_base=7.62|SPECspeed2017_int_peak=7.81}} | ||
+ | }} | ||
+ | |||
+ | [[Category:microprocessor models by intel based on skylake high core count die]] |
Latest revision as of 23:43, 28 December 2019
Edit Values | |
Xeon Gold 5118 | |
![]() | |
General Info | |
Designer | Intel |
Manufacturer | Intel |
Model Number | 5118 |
Part Number | CD8067303536100 |
S-Spec | SR3GF QMXH (QS) |
Market | Server |
Introduction | July 11, 2017 (announced) July 11, 2017 (launched) |
Release Price | $1273.00 |
Shop | Amazon |
General Specs | |
Family | Xeon Gold |
Series | 5100 |
Locked | Yes |
Frequency | 2,300 MHz |
Turbo Frequency | 3,200 MHz (1 core) |
Clock multiplier | 23 |
CPUID | 0x50654 |
Microarchitecture | |
ISA | x86-64 (x86) |
Microarchitecture | Skylake (server) |
Platform | Purley |
Chipset | Lewisburg |
Core Name | Skylake SP |
Core Family | 6 |
Core Stepping | M0 |
Process | 14 nm |
Technology | CMOS |
Word Size | 64 bit |
Cores | 12 |
Threads | 24 |
Max Memory | 768 GiB |
Multiprocessing | |
Max SMP | 4-Way (Multiprocessor) |
Interconnect | UPI |
Interconnect Links | 3 |
Interconnect Rate | 10.4 GT/s |
Electrical | |
TDP | 105 W |
Tcase | 0 °C – 81 °C |
TDTS | 0 °C – 93 °C |
Packaging | |
Package | FCLGA-3647 (FCLGA) |
Dimension | 76.16 mm × 56.6 mm |
Pitch | 0.8585 mm × 0.9906 mm |
Contacts | 3647 |
Socket | Socket P, LGA-3647 |
Succession | |
Xeon Gold 5118 is a 64-bit dodeca-core x86 multi-socket high performance server microprocessor introduced by Intel in mid-2017. This chip supports up to 4-way multiprocessing. The Gold 5118, which is based on the server configuration of the Skylake microarchitecture and is manufactured on a 14 nm+ process, sports 1 AVX-512 FMA unit as well as three Ultra Path Interconnect links. This microprocessor, which operates at 2.3 GHz with a TDP of 105 W and a turbo boost frequency of up to 3.2 GHz, supports up 768 GiB of hexa-channel DDR4-2400 ECC memory.
Cache[edit]
- Main article: Skylake § Cache
![]() |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||||||||||||||
|
Memory controller[edit]
![]() |
Integrated Memory Controller
|
|||||||||||||
|
Expansions[edit]
![]() |
Expansion Options
|
|||||||
|
Features[edit]
[Edit/Modify Supported Features]
Frequencies[edit]
- See also: Intel's CPU Frequency Behavior
Mode | Base | Turbo Frequency/Active Cores | |||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|
1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | ||
Normal | 2,300 MHz | 3,200 MHz | 3,200 MHz | 3,000 MHz | 3,000 MHz | 2,900 MHz | 2,900 MHz | 2,900 MHz | 2,900 MHz | 2,700 MHz | 2,700 MHz | 2,700 MHz | 2,700 MHz |
AVX2 | 1,900 MHz | 3,100 MHz | 3,100 MHz | 2,900 MHz | 2,900 MHz | 2,600 MHz | 2,600 MHz | 2,600 MHz | 2,600 MHz | 2,300 MHz | 2,300 MHz | 2,300 MHz | 2,300 MHz |
AVX512 | 1,200 MHz | 2,900 MHz | 2,900 MHz | 2,400 MHz | 2,400 MHz | 1,800 MHz | 1,800 MHz | 1,800 MHz | 1,800 MHz | 1,600 MHz | 1,600 MHz | 1,600 MHz | 1,600 MHz |
Benchmarks[edit]
Test: SPEC CPU2017
Tested: 2017-09-30 22:55:00-0400
Chips: 2, Cores: 24, Threads: 24
Vendor: Cisco Systems
System: Cisco UCS B200 M5 (Intel Xeon Gold 5118, 2.30GHz)
Tested: 2017-09-30 22:55:00-0400
Chips: 2, Cores: 24, Threads: 24
![benchmarks.svg](/w/images/thumb/b/b8/benchmarks.svg/64px-benchmarks.svg.png)
System: Cisco UCS B200 M5 (Intel Xeon Gold 5118, 2.30GHz)
SPECspeed2017_fp_base: 82.7
SPECspeed2017_fp_peak: 83.8
Test: SPEC CPU2017
Tested: 2017-09-30 17:05:03-0400
Chips: 2, Cores: 24, Threads: 24
Vendor: Cisco Systems
System: Cisco UCS B200 M5 (Intel Xeon Gold 5118, 2.30GHz)
Tested: 2017-09-30 17:05:03-0400
Chips: 2, Cores: 24, Threads: 24
![benchmarks.svg](/w/images/thumb/b/b8/benchmarks.svg/64px-benchmarks.svg.png)
System: Cisco UCS B200 M5 (Intel Xeon Gold 5118, 2.30GHz)
SPECspeed2017_int_base: 7.62
SPECspeed2017_int_peak: 7.81
Facts about "Xeon Gold 5118 - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Xeon Gold 5118 - Intel#io +, Xeon Gold 5118 - Intel + and Xeon Gold 5118 - Intel + |
base frequency | 2,300 MHz (2.3 GHz, 2,300,000 kHz) + |
chipset | Lewisburg + |
clock multiplier | 23 + |
core count | 12 + |
core family | 6 + |
core name | Skylake SP + |
core stepping | M0 + |
cpuid | 0x50654 + |
designer | Intel + |
family | Xeon Gold + |
first announced | July 11, 2017 + |
first launched | July 11, 2017 + |
full page name | intel/xeon gold/5118 + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has advanced vector extensions 512 | true + |
has ecc memory support | true + |
has extended page tables support | true + |
has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Vector Extensions 512 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Speed Shift Technology +, Trusted Execution Technology +, Intel vPro Technology +, Intel VT-x +, Extended Page Tables + and Transactional Synchronization Extensions + |
has intel enhanced speedstep technology | true + |
has intel speed shift technology | true + |
has intel trusted execution technology | true + |
has intel turbo boost technology 2 0 | true + |
has intel vpro technology | true + |
has intel vt-x technology | true + |
has locked clock multiplier | true + |
has second level address translation support | true + |
has simultaneous multithreading | true + |
has transactional synchronization extensions | true + |
has x86 advanced encryption standard instruction set extension | true + |
instance of | microprocessor + |
isa | x86-64 + |
isa family | x86 + |
l1$ size | 768 KiB (786,432 B, 0.75 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 384 KiB (393,216 B, 0.375 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 384 KiB (393,216 B, 0.375 MiB) + |
l2$ description | 16-way set associative + |
l2$ size | 12 MiB (12,288 KiB, 12,582,912 B, 0.0117 GiB) + |
l3$ description | 11-way set associative + |
l3$ size | 16.5 MiB (16,896 KiB, 17,301,504 B, 0.0161 GiB) + |
ldate | July 11, 2017 + |
main image | ![]() |
manufacturer | Intel + |
market segment | Server + |
max case temperature | 354.15 K (81 °C, 177.8 °F, 637.47 °R) + |
max cpu count | 4 + |
max dts temperature | 93 °C + |
max memory | 786,432 MiB (805,306,368 KiB, 824,633,720,832 B, 768 GiB, 0.75 TiB) + |
max memory bandwidth | 107.3 GiB/s (109,875.2 MiB/s, 115.212 GB/s, 115,212.498 MB/s, 0.105 TiB/s, 0.115 TB/s) + |
max memory channels | 6 + |
max pcie lanes | 48 + |
microarchitecture | Skylake (server) + |
min case temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
min dts temperature | 0 °C + |
model number | 5118 + |
name | Xeon Gold 5118 + |
package | FCLGA-3647 + |
part number | CD8067303536100 + |
platform | Purley + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
release price | $ 1,273.00 (€ 1,145.70, £ 1,031.13, ¥ 131,539.09) + |
s-spec | SR3GF + |
s-spec (qs) | QMXH + |
series | 5100 + |
smp interconnect | UPI + |
smp interconnect links | 3 + |
smp interconnect rate | 10.4 GT/s + |
smp max ways | 4 + |
socket | Socket P + and LGA-3647 + |
supported memory type | DDR4-2400 + |
tdp | 105 W (105,000 mW, 0.141 hp, 0.105 kW) + |
technology | CMOS + |
thread count | 24 + |
turbo frequency (1 core) | 3,200 MHz (3.2 GHz, 3,200,000 kHz) + |
word size | 64 bit (8 octets, 16 nibbles) + |