From WikiChip
Difference between revisions of "intel/mcs-4/4004"
< intel‎ | mcs-4

m (→‎Variations)
(Description of pins 13-16 were incorrectly described as CM-ROM outputs, instead of CM-RAM.)
 
(15 intermediate revisions by 8 users not shown)
Line 1: Line 1:
 
{{intel title|4004}}
 
{{intel title|4004}}
−
{{mpu
+
{{chip
−
| name               = Intel 4004
+
|name=4004
−
| image               = C4004 (Intel).jpg
+
|image=intel 4004 chip.jpg
−
| caption             = Intel C4004, 4004 in CerDIP
+
|caption=4004 in CerDIP
−
| manufacturer       = Intel
+
|designer=Intel
−
| model number       = 4004
+
|manufacturer=Intel
−
| first announced     = November 15, 1971
+
|model number=4004
−
| first launched     = December, 1971
+
|part number=C4004
−
| last order         = 1982
+
|part number 2=D4004
−
| family             = MCS-4
+
|part number 3=P4004
−
| frequency           = 500 kHz
+
|market=Commercial
−
| frequency 2         = 740 kHz
+
|market 2=Industrial
−
| microarch           = 4004
+
|first announced=November 15, 1971
−
| process             = 10 μm
+
|first launched=December, 1971
−
| transistors         = 2,300
+
|last order=1982
−
| technology         = pMOS
+
|family=MCS-4
−
| die size            =  
+
|series=MCS
−
| word size           = 4 bit
+
|frequency=500 kHz
−
| max memory addr     = 4 kB
+
|frequency 2=740 kHz
−
| electrical          = Yes
+
|isa=4004
−
| power              = 1 W
+
|isa family=4004
−
| temp max           = 70 °C
+
|microarch=4004
−
| temp min           = 0 °C
+
|chipset=4001
−
| packaging           = Yes
+
|chipset 2=4002
−
| package             = CerDIP16
+
|chipset 3=4003
−
| package type       = CerDIP
+
|process=10 µm
−
| package 1           = DIP16
+
|transistors=2,250
−
| package type 1     = DIP
+
|technology=pMOS
 +
|die area=12 mm²
 +
|die length=4 mm
 +
|die width=3 mm
 +
|word size=4 bit
 +
|core count=1
 +
|thread count=1
 +
|max memory addr=4 kB
 +
|power=1 W
 +
|v core=15 V
 +
|v core tolerance=5%
 +
|tstorage min=-55 °C
 +
|tstorage max=125 °C
 +
|tambient min=0 °C
 +
|tambient max=70 °C
 +
|packaging=Yes
 +
|package 0=CerDIP-16
 +
|package 0 type=CerDIP
 +
|package 0 pins=16
 +
|package 0 pitch=2.54 mm
 +
|package 0 width=18.7 mm
 +
|package 0 length=7.5 mm
 +
|package 0 height=5.1 mm
 +
|package 1=DIP-16
 +
|package 1 type=DIP
 +
|package 1 pins=16
 +
|package 1 pitch=2.3 mm
 +
|package 1 width=18.9 mm
 +
|package 1 length=6.2 mm
 +
|package 1 height=5.1 mm
 
}}
 
}}
−
The '''Intel 4004''' was released by [[Intel Corporation]] in [[1971]] and was the first commercially available [[microprocessor]]. The 4004 was a [[4-bit architecture|4-bit CPU]], designed for use in the [[Busicom]] 141-PF printing calculator<ref>[http://www.intel.com/content/www/us/en/history/museum-story-of-intel-4004.html The Story of the Intel® 4004]</ref>. The chip, which is clocked at 740 KHz, employs a 10µm<ref>[http://www.intel.com/Assets/PDF/DataSheet/4004_datasheet.pdf 4004 Datasheet]</ref> process silicon-gate, capable of executing 92,000 instructions per second. The chip was capable of accessing 4KB of [[program memory]] and 640 bytes of RAM. The 4004 was part of the [[Intel MCS-4]] system.
+
The '''Intel 4004''' was released by [[Intel Corporation]] in [[1971]] and was the first commercially available [[microprocessor]]. The 4004 was a [[4-bit architecture|4-bit CPU]], designed for use in the [[Busicom]] 141-PF printing calculator<ref>[http://www.intel.com/content/www/us/en/history/museum-story-of-intel-4004.html The Story of the Intel® 4004]</ref>. The chip, which is clocked at 740 KHz, employs a 10µm<ref>[https://web.archive.org/web/20131101060923/http://www.intel.com/Assets/PDF/DataSheet/4004_datasheet.pdf 4004 Datasheet]</ref> process silicon-gate, capable of executing 92,000 instructions per second. The chip was capable of accessing 4KB of [[program memory]] and 640 bytes of RAM. The 4004 was part of the [[Intel MCS-4]] system.
  
 
The microprocessor had a limited architecture, such as: only a 3-levels deep [[stack]], a complex memory access scheme, and no [[interrupt]] support. In [[1974]] Intel released an enhanced version of the chip called the [[Intel 4040|4040]].
 
The microprocessor had a limited architecture, such as: only a 3-levels deep [[stack]], a complex memory access scheme, and no [[interrupt]] support. In [[1974]] Intel released an enhanced version of the chip called the [[Intel 4040|4040]].
Line 37: Line 66:
 
Three primary source variations were produced by Intel: C4004, D4004 and the P4004. The ''Intel C4004'' was the first chip to be manufactured; it had the gray traces visible on the white ceramic package itself. The C4004 was produced up until mid 1976, when production for the ''Intel D4004'' began. The D4004 had a plastic, black ceramic package. The ''Intel P4004'' is the plastic packaging version.
 
Three primary source variations were produced by Intel: C4004, D4004 and the P4004. The ''Intel C4004'' was the first chip to be manufactured; it had the gray traces visible on the white ceramic package itself. The C4004 was produced up until mid 1976, when production for the ''Intel D4004'' began. The D4004 had a plastic, black ceramic package. The ''Intel P4004'' is the plastic packaging version.
  
−
A couple secondary sources exists, which has been developed by National Semiconductor and Hitachi since mid-1975. National Semiconductor produced two versions: ''INS4004J'' and ''INS4004D''. The ''INS4004J'' is a 16-pin black, ceramic DIP, while the ''INS4004D'' version is a 16-pin side-brazed, ceramic DIP. The other source was the {{hitachi|HD35404}} made by [[Hitachi]]. A third source was [[Microsystems International]] which actually manufactured an enhanced version of the chip since mid 1970 (also introduced in 1971).
+
A couple of secondary sources exists, which has been developed by National Semiconductor and Hitachi since mid-1975. National Semiconductor produced two versions: ''INS4004J'' and ''INS4004D''. The ''INS4004J'' is a 16-pin black, ceramic DIP, while the ''INS4004D'' version is a 16-pin side-brazed, ceramic DIP. The other source was the {{hitachi|HD35404}} made by [[Hitachi]]. A third source was [[Microsystems International]] which actually manufactured an enhanced version of the chip since mid 1970 (also introduced in 1971).
  
 
{| class="wikitable"
 
{| class="wikitable"
Line 83: Line 112:
 
| 7 || Clock Phase 2
 
| 7 || Clock Phase 2
 
|-
 
|-
−
| 8 || Sync || ROM & RAM Sync || Synchronizes the ROM and RAM by signaling the clock is on the raising edge.
+
| 8 || Sync || ROM & RAM Sync || Synchronizes the ROM and RAM by signaling the clock is on the rising edge.
 
|-
 
|-
 
| 9 || Reset || Reset flag || A logic 1 clears all processor status registers and forces the program counter to jump to address 0x0. The RESET signal must be on for at least 64 clock cycles in order to take effect.
 
| 9 || Reset || Reset flag || A logic 1 clears all processor status registers and forces the program counter to jump to address 0x0. The RESET signal must be on for at least 64 clock cycles in order to take effect.
Line 93: Line 122:
 
| 12 || V<sub>DD</sub> || V<sub>SS</sub> -15±5% ||
 
| 12 || V<sub>DD</sub> || V<sub>SS</sub> -15±5% ||
 
|-
 
|-
−
| 13 || CM-RAM<sub>3</sub> || rowspan="4" | CM-ROM outputs || rowspan="4" | Bank selection signal for the [[Intel 4002|4002 RAM]] chips in the system.
+
| 13 || CM-RAM<sub>3</sub> || rowspan="4" | CM-RAM outputs || rowspan="4" | Bank selection signal for the [[Intel 4002|4002 RAM]] chips in the system.
 
|-
 
|-
 
| 14 || CM-RAM<sub>2</sub>
 
| 14 || CM-RAM<sub>2</sub>
Line 108: Line 137:
 
* [[designer::Stan Mazor]]
 
* [[designer::Stan Mazor]]
 
* [[designer::Masatoshi Shim]]
 
* [[designer::Masatoshi Shim]]
 +
 +
== Die Shot ==
 +
* [[10 µm process]]
 +
* [[pMOS]] transistors
 +
* 2,250 transistors
 +
* 12 mm² die
 +
[[File:4004 die shot.png]]
  
 
== References ==
 
== References ==
 
{{reflist}}
 
{{reflist}}
−
 
−
{{DEFAULTSORT:4004}}
 

Latest revision as of 20:37, 21 November 2021

Edit Values
4004
intel 4004 chip.jpg
4004 in CerDIP
General Info
DesignerIntel
ManufacturerIntel
Model Number4004
Part NumberC4004,
D4004,
P4004
MarketCommercial, Industrial
IntroductionNovember 15, 1971 (announced)
December, 1971 (launched)
End-of-life1982 (last order)
ShopAmazon
General Specs
FamilyMCS-4
SeriesMCS
Frequency500 kHz, 740 kHz
Microarchitecture
ISA4004 (4004)
Microarchitecture4004
Chipset4001, 4002, 4003
Process10 µm
Transistors2,250
TechnologypMOS
Die12 mm²
4 mm × 3 mm
Word Size4 bit
Cores1
Threads1
Max Address Mem4 kB
Electrical
Power dissipation1 W
Vcore15 V ± 5%
Tstorage-55 °C – 125 °C
Tambient0 °C – 70 °C

The Intel 4004 was released by Intel Corporation in 1971 and was the first commercially available microprocessor. The 4004 was a 4-bit CPU, designed for use in the Busicom 141-PF printing calculator[1]. The chip, which is clocked at 740 KHz, employs a 10µm[2] process silicon-gate, capable of executing 92,000 instructions per second. The chip was capable of accessing 4KB of program memory and 640 bytes of RAM. The 4004 was part of the Intel MCS-4 system.

The microprocessor had a limited architecture, such as: only a 3-levels deep stack, a complex memory access scheme, and no interrupt support. In 1974 Intel released an enhanced version of the chip called the 4040.

Variations[edit]

A National Semiconductor version of the 4004, INS4004J

Three primary source variations were produced by Intel: C4004, D4004 and the P4004. The Intel C4004 was the first chip to be manufactured; it had the gray traces visible on the white ceramic package itself. The C4004 was produced up until mid 1976, when production for the Intel D4004 began. The D4004 had a plastic, black ceramic package. The Intel P4004 is the plastic packaging version.

A couple of secondary sources exists, which has been developed by National Semiconductor and Hitachi since mid-1975. National Semiconductor produced two versions: INS4004J and INS4004D. The INS4004J is a 16-pin black, ceramic DIP, while the INS4004D version is a 16-pin side-brazed, ceramic DIP. The other source was the HD35404 made by Hitachi. A third source was Microsystems International which actually manufactured an enhanced version of the chip since mid 1970 (also introduced in 1971).

Manufacturer Model Package
Intel C4004 16-pin Ceramic DIP
Intel D4004 16-pin Ceramic DIP
Intel P4004 16-pin Plastic DIP
National Semiconductor INS4004D 16-pin Ceramic DIP
National Semiconductor INS4004J 16-pin side-brazed Ceramic DIP
Hitachi HD35404 16-pin DIP
Microsystems International MF7114  ?

Pinout[edit]

Pinout diagram of the Intel 4004

The 4004 has 16 pins that are used for i/o, memory controller, clock phases, power and reset.

Pinout & Description
Pin # Pin Name Purpose Explanation
1 D0 Bidirectional data bus pins Address and data communication to the ROM and RAM occurs on D0-D3.
2 D1
3 D2
4 D3
5 Vss Main Supply
6 Clock Phase 1 Clock inputs
7 Clock Phase 2
8 Sync ROM & RAM Sync Synchronizes the ROM and RAM by signaling the clock is on the rising edge.
9 Reset Reset flag A logic 1 clears all processor status registers and forces the program counter to jump to address 0x0. The RESET signal must be on for at least 64 clock cycles in order to take effect.
10 Test Test logic state Signal can be tested via the JCN instruction.
11 CM-ROM CM-ROM output ROM selection signal used to retrieve data from memory.
12 VDD VSS -15±5%
13 CM-RAM3 CM-RAM outputs Bank selection signal for the 4002 RAM chips in the system.
14 CM-RAM2
15 CM-RAM1
16 CM-RAM0

Designers[edit]

Lead designers for the 4004 are:

  • Ted Hoff
  • Federico Faggin
  • Stan Mazor
  • Masatoshi Shim

Die Shot[edit]

4004 die shot.png

References[edit]

  1. ↑ The Story of the Intel® 4004
  2. ↑ 4004 Datasheet
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/mcs-4/4004&oldid=99587"
Facts about "4004 - Intel"
RDF feed
designerTed Hoff +, Federico Faggin +, Stan Mazor + and Masatoshi Shim +