From WikiChip
Difference between revisions of "intel/xeon d/d-1521"
< intel‎ | xeon d

(→‎Features)
 
(24 intermediate revisions by 4 users not shown)
Line 1: Line 1:
 
{{intel title|Xeon D-1521}}
 
{{intel title|Xeon D-1521}}
−
{{mpu
+
{{chip
−
| name               = Intel Xeon D-1521
+
|name=Xeon D-1521
−
| image               =  
+
|image=broadwell de (front).png
−
| image size          =  
+
|back image=broadwell de (back).png
−
| no image            = Yes
+
|designer=Intel
−
| caption            =  
+
|manufacturer=Intel
−
| manufacturer       = Intel
+
|model number=D-1521
−
| model number       = D-1521
+
|part number=GG8067402568800
−
| part number         = GG8067402568800
+
|s-spec=SR2DF
−
| market             = Server
+
|s-spec qs=QJPX
−
| first announced     = November 1, 2015
+
|market=Server
−
| first launched     = November 1, 2015
+
|first announced=November 1, 2015
−
| last order          =  
+
|first launched=November 1, 2015
−
| last shipment      =  
+
|release price (tray)=$199.00
 +
|family=Xeon D
 +
|series=D-1500
 +
|locked=Yes
 +
|frequency=2,400 MHz
 +
|turbo frequency1=2,700 MHz
 +
|bus type=DMI 2.0
 +
|clock multiplier=24
 +
|isa=x86-64
 +
|isa family=x86
 +
|microarch=Broadwell
 +
|platform=Grangeville
 +
|core name=Broadwell DE
 +
|core family=6
 +
|core model=6
 +
|core stepping=V2
 +
|process=14 nm
 +
|transistors=3,200,000,000
 +
|technology=CMOS
 +
|die area=246.24 mm²
 +
|word size=64 bit
 +
|core count=4
 +
|thread count=8
 +
|max cpus=1
 +
|max memory=128 GiB
 +
|tdp=45 W
 +
|temp min=0 °C
 +
|temp max=108 °C
 +
|package name 1=intel,fcbga_1667
 +
}}
 +
'''Xeon D-1521''' is a {{arch|64}} [[quad-core]] [[x86]] microserver SoC introduced by [[Intel]] in late [[2015]]. The D-1521 is based on the {{intel|Broadwell|l=arch}} microarchitecture and is fabricated on their [[14 nm process]]. It operates at 2.4 GHz with a TDP of 45 W and a {{intel|turbo boost|turbo frequency}} of 2.7 GHz. This processor supports up to 128 GiB of dual-channel DDR4-2133 memory.
  
−
| family              = Xeon D
 
−
| series              = D-1500
 
−
| locked              = Yes
 
−
| frequency          = 2400 MHz
 
−
| turbo frequency    = Yes
 
−
| turbo frequency1    = 2700 MHz
 
−
| turbo frequency2    =
 
−
| turbo frequency3    =
 
−
| turbo frequency4    =
 
−
| bus type            =
 
−
| bus speed          =
 
−
| clock multiplier    =
 
−
| s-spec              = SR2DF
 
−
| s-spec qs          = QJPX
 
−
| s-spec es          =
 
−
| cpuid              =
 
  
−
| microarch          = Broadwell
+
== Cache ==
−
| platform            =  
+
{{main|intel/microarchitectures/broadwell (server)#Memory_Hierarchy|l1=Broadwell § Cache}}
−
| core name          = Broadwell
+
{{cache size
−
| core stepping      = V2
+
|l1 cache=256 KiB
−
| process            = 14 nm
+
|l1i cache=128 KiB
−
| transistors        =  
+
|l1i break=4x32 KiB
−
| technology          = CMOS
+
|l1i desc=8-way set associative
−
| die size            =  
+
|l1d cache=128 KiB
−
| word size          = 64 bit
+
|l1d break=4x32 KiB
−
| core count          = 4
+
|l1d desc=8-way set associative
−
| thread count        = 8
+
|l1d policy=write-back
−
| max cpus            = 1
+
|l2 cache=1 MiB
−
| max memory          = 128 GB
+
|l2 break=4x256 KiB
 +
|l2 desc=8-way set associative
 +
|l2 policy=write-back
 +
|l3 cache=6 MiB
 +
|l3 break=4x1.5 MiB
 +
|l3 desc=16-way set associative
 +
|l3 policy=write-back
 +
}}
  
−
| electrical          = Yes
+
== Graphics ==
−
| sdp                =
+
This SoC has no integrated graphics processing unit.
−
| tdp                = 45 W
 
−
| ctdp down          =  
 
−
| ctdp down frequency =
 
−
| ctdp up            =
 
−
| temp max            = 108 °C
 
−
| temp min            = 0 °C
 
  
−
| packaging          = Yes
+
== Memory controller ==
−
| package            = FCBGA1667
+
{{memory controller
−
| package type        = FCBGA
+
|type=DDR4-2133
−
| package pitch      =  
+
|ecc=Yes
−
| package size        = 3.75cm x 3.75cm
+
|max mem=128 GiB
−
| socket              = BGA1667
+
|controllers=1
−
| socket type        = BGA
+
|channels=2
 +
|max bandwidth=31.78 GiB/s
 +
|bandwidth schan=15.89 GiB/s
 +
|bandwidth dchan=31.78 GiB/s
 
}}
 
}}
  
−
== Cache ==
+
== Expansions ==
−
{{main|intel/microarchitectures/broadwell#Memory_Hierarchy|l1=Broadwell's Cache}}
+
{{expansions main
−
{{cache info
+
|
−
|l1i cache=128 KB
+
{{expansions entry
−
|l1i break=4x32 KB
+
|type=PCIe
−
|l1i desc=8-way set associative
+
|pcie revision=3.0
−
|l1i extra=(per core)
+
|pcie lanes=24
−
|l1d cache=128 KB
+
|pcie config=x16
−
|l1d break=4x32 KB
+
|pcie config 2=x8
−
|l1d desc=8-way set associative
+
|pcie config 3=x4
−
|l1d extra=(per core)
+
}}
−
|l2 cache=1 MB
+
{{expansions entry
−
|l2 break=4x256 KB
+
|type=PCIe
−
|l2 desc=8-way set associative
+
|pcie revision=2.0
−
|l2 extra=(per core)
+
|pcie lanes=8
−
|l3 cache=6 MB
+
|pcie config=x8
−
|l3 desc=
+
|pcie config 2=x4
−
|l3 extra=(shared)
+
}}
 +
{{expansions entry
 +
|type=USB
 +
|usb revision=3.0
 +
|usb ports=4
 +
}}
 +
{{expansions entry
 +
|type=USB
 +
|usb revision=2.0
 +
|usb ports=4
 +
}}
 +
{{expansions entry
 +
|type=SATA
 +
|sata revision=3
 +
|sata ports=6
 +
}}
 +
}}
 +
 
 +
== Networking ==
 +
{{network
 +
|eth opts=Yes
 +
|10ge=Yes
 +
|10ge ports=2
 +
}}
 +
 
 +
== Features ==
 +
{{x86 features
 +
|real=Yes
 +
|protected=Yes
 +
|smm=Yes
 +
|fpu=Yes
 +
|x8616=Yes
 +
|x8632=Yes
 +
|x8664=Yes
 +
|nx=Yes
 +
|mmx=Yes
 +
|emmx=Yes
 +
|sse=Yes
 +
|sse2=Yes
 +
|sse3=Yes
 +
|ssse3=Yes
 +
|sse41=Yes
 +
|sse42=Yes
 +
|sse4a=No
 +
|avx=Yes
 +
|avx2=Yes
 +
|avx512f=No
 +
|avx512cd=No
 +
|avx512er=No
 +
|avx512pf=No
 +
|avx512bw=No
 +
|avx512dq=No
 +
|avx512vl=No
 +
|avx512ifma=No
 +
|avx512vbmi=No
 +
|avx5124fmaps=No
 +
|avx512vnni=No
 +
|avx5124vnniw=No
 +
|avx512vpopcntdq=No
 +
|abm=Yes
 +
|tbm=No
 +
|bmi1=Yes
 +
|bmi2=Yes
 +
|fma3=Yes
 +
|fma4=No
 +
|aes=Yes
 +
|rdrand=Yes
 +
|sha=No
 +
|xop=No
 +
|adx=Yes
 +
|clmul=Yes
 +
|f16c=Yes
 +
|bfloat16=No
 +
|tbt1=No
 +
|tbt2=Yes
 +
|tbmt3=No
 +
|bpt=No
 +
|eist=Yes
 +
|sst=No
 +
|flex=No
 +
|fastmem=No
 +
|ivmd=No
 +
|intelnodecontroller=No
 +
|intelnode=No
 +
|kpt=No
 +
|ptt=No
 +
|intelrunsure=No
 +
|mbe=No
 +
|isrt=No
 +
|sba=No
 +
|mwt=No
 +
|sipp=No
 +
|att=No
 +
|ipt=No
 +
|tsx=Yes
 +
|txt=Yes
 +
|ht=Yes
 +
|vpro=No
 +
|vtx=Yes
 +
|vtd=Yes
 +
|ept=Yes
 +
|mpx=No
 +
|sgx=No
 +
|securekey=Yes
 +
|osguard=Yes
 +
|intqat=No
 +
|dlboost=No
 +
|3dnow=No
 +
|e3dnow=No
 +
|smartmp=No
 +
|powernow=No
 +
|amdvi=No
 +
|amdv=No
 +
|amdsme=No
 +
|amdtsme=No
 +
|amdsev=No
 +
|rvi=No
 +
|smt=No
 +
|sensemi=No
 +
|xfr=No
 +
|xfr2=No
 +
|mxfr=No
 +
|amdpb=No
 +
|amdpb2=No
 +
|amdpbod=No
 +
|em64t=Yes
 +
|vt-x=Yes
 +
|vt-d=Yes
 +
|sse4=Yes
 +
|sse4_1=Yes
 +
|sse4_2=Yes
 +
|bmi=Yes
 +
|secure key=Yes
 +
|os guard=Yes
 
}}
 
}}

Latest revision as of 01:18, 1 April 2019

Edit Values
Xeon D-1521
broadwell de (front).png
General Info
DesignerIntel
ManufacturerIntel
Model NumberD-1521
Part NumberGG8067402568800
S-SpecSR2DF
QJPX (QS)
MarketServer
IntroductionNovember 1, 2015 (announced)
November 1, 2015 (launched)
Release Price$199.00 (tray)
ShopAmazon
General Specs
FamilyXeon D
SeriesD-1500
LockedYes
Frequency2,400 MHz
Turbo Frequency2,700 MHz (1 core)
Bus typeDMI 2.0
Clock multiplier24
Microarchitecture
ISAx86-64 (x86)
MicroarchitectureBroadwell
PlatformGrangeville
Core NameBroadwell DE
Core Family6
Core Model6
Core SteppingV2
Process14 nm
Transistors3,200,000,000
TechnologyCMOS
Die246.24 mm²
Word Size64 bit
Cores4
Threads8
Max Memory128 GiB
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
TDP45 W
OP Temperature0 °C – 108 °C
Packaging
PackageFCBGA-1667 (FCBGA)
Dimension37.5 mm × 37.5 mm × 3.557 mm
Pitch0.7 mm
Contacts1667
broadwell de (back).png

Xeon D-1521 is a 64-bit quad-core x86 microserver SoC introduced by Intel in late 2015. The D-1521 is based on the Broadwell microarchitecture and is fabricated on their 14 nm process. It operates at 2.4 GHz with a TDP of 45 W and a turbo frequency of 2.7 GHz. This processor supports up to 128 GiB of dual-channel DDR4-2133 memory.


Cache[edit]

Main article: Broadwell § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$256 KiB
262,144 B
0.25 MiB
L1I$128 KiB
131,072 B
0.125 MiB
4x32 KiB8-way set associative 
L1D$128 KiB
131,072 B
0.125 MiB
4x32 KiB8-way set associativewrite-back
L2$1 MiB
1,024 KiB
1,048,576 B
9.765625e-4 GiB
  4x256 KiB8-way set associativewrite-back
L3$6 MiB
6,144 KiB
6,291,456 B
0.00586 GiB
  4x1.5 MiB16-way set associativewrite-back

Graphics[edit]

This SoC has no integrated graphics processing unit.

Memory controller[edit]

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeDDR4-2133
Supports ECCYes
Max Mem128 GiB
Controllers1
Channels2
Max Bandwidth31.78 GiB/s
32,542.72 MiB/s
34.124 GB/s
34,123.515 MB/s
0.031 TiB/s
0.0341 TB/s
Bandwidth
Single 15.89 GiB/s
Double 31.78 GiB/s

Expansions[edit]

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIeRevision: 3.0
Max Lanes: 24
Configuration: x16, x8, x4
PCIeRevision: 2.0
Max Lanes: 8
Configuration: x8, x4
USBRevision: 3.0
Max Ports: 4
USBRevision: 2.0
Max Ports: 4
SATARevision: 3
Max Ports: 6


Networking[edit]

[Edit/Modify Network Info]

ethernet plug icon.svg
Networking
Ethernet
10GbEYes (Ports: 2)

Features[edit]

[Edit/Modify Supported Features]

Cog-icon-grey.svg
Supported x86 Extensions & Processor Features
MMXMMX Extension
EMMXExtended MMX Extension
SSEStreaming SIMD Extensions
SSE2Streaming SIMD Extensions 2
SSE3Streaming SIMD Extensions 3
SSSE3Supplemental SSE3
SSE4.1Streaming SIMD Extensions 4.1
SSE4.2Streaming SIMD Extensions 4.2
AVXAdvanced Vector Extensions
AVX2Advanced Vector Extensions 2
ABMAdvanced Bit Manipulation
BMI1Bit Manipulation Instruction Set 1
BMI2Bit Manipulation Instruction Set 2
FMA33-Operand Fused-Multiply-Add
AESAES Encryption Instructions
RdRandHardware RNG
ADXMulti-Precision Add-Carry
CLMULCarry-less Multiplication Extension
F16C16-bit Floating Point Conversion
x86-1616-bit x86
x86-3232-bit x86
x86-6464-bit x86
RealReal Mode
ProtectedProtected Mode
SMMSystem Management Mode
FPUIntegrated x87 FPU
NXNo-eXecute
HTHyper-Threading
TBT 2.0Turbo Boost Technology 2.0
EISTEnhanced SpeedStep Technology
TXTTrusted Execution Technology (SMX)
VT-xVT-x (Virtualization)
VT-dVT-d (I/O MMU virtualization)
EPTExtended Page Tables (SLAT)
TSXTransactional Synchronization Extensions
Secure KeySecure Key Technology
SMEPOS Guard Technology
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/xeon_d/d-1521&oldid=87699"
Facts about "Xeon D-1521 - Intel"
RDF feed
l1d$ description8-way set associative +
l1i$ description8-way set associative +
l2$ description8-way set associative +