From WikiChip
Difference between revisions of "intel/atom x3/x3-c3230rk"
< intel‎ | atom x3

m
m (Bot: moving all {{mpu}} to {{chip}})
 
(7 intermediate revisions by 3 users not shown)
Line 1: Line 1:
 
{{intel title|Atom x3-C3230RK}}
 
{{intel title|Atom x3-C3230RK}}
−
{{mpu
+
{{chip
 
| name                = Atom x3-C3230RK
 
| name                = Atom x3-C3230RK
 
| no image            = Yes
 
| no image            = Yes
 
| image              =  
 
| image              =  
 
| caption            =  
 
| caption            =  
−
| manufacturer        = Intel
+
| designer            = Intel
 +
| manufacturer        = TSMC
 
| model number        = x3-C3230RK
 
| model number        = x3-C3230RK
 
| part number        =  
 
| part number        =  
Line 27: Line 28:
 
| s-spec es          =  
 
| s-spec es          =  
  
−
| microarch          = Airmont
+
| microarch          = Silvermont
−
| platform            = Cherry Trail
+
| platform            = SoFIA
−
| core name          = Cherry Trail
+
| core name          = SoFIA
 
| core stepping      =  
 
| core stepping      =  
 
| process            = 28 nm
 
| process            = 28 nm
Line 39: Line 40:
 
| thread count        = 4
 
| thread count        = 4
 
| max cpus            = 1
 
| max cpus            = 1
−
| max memory          = 2048 MB
+
| max memory          = 2 GiB
 +
 
  
−
| electrical          = Yes
 
 
| power              =  
 
| power              =  
 
| sdp                = 2 W
 
| sdp                = 2 W
Line 64: Line 65:
 
== Cache ==
 
== Cache ==
 
{{cache info
 
{{cache info
−
|l1i cache=
+
|l2 cache=2 MiB
−
|l1i break=
+
|l2 break=2x1 MiB
−
|l1i desc=
 
−
|l1i extra=
 
−
|l1d cache=
 
−
|l1d break=
 
−
|l1d desc=
 
−
|l1d extra=
 
−
|l2 cache=2 MB
 
−
|l2 break=2x1 MB
 
−
|l2 desc=
 
 
|l2 extra=(per 2 cores)
 
|l2 extra=(per 2 cores)
−
|l3 cache=0 KB
+
|l3 cache=0 KiB
 
|l3 desc=No L3$
 
|l3 desc=No L3$
 
}}
 
}}
Line 141: Line 133:
  
 
== Features ==
 
== Features ==
−
{{mpu features
+
{{x86 features
 
| em64t    = Yes
 
| em64t    = Yes
 
| nx        = Yes
 
| nx        = Yes

Latest revision as of 15:15, 13 December 2017

Edit Values
Atom x3-C3230RK
General Info
DesignerIntel
ManufacturerTSMC
Model Numberx3-C3230RK
MarketMobile
IntroductionMarch 4, 2015 (announced)
March 4, 2015 (launched)
ShopAmazon
General Specs
FamilyAtom x3
SeriesC3000
LockedYes
Frequency1100 MHz
Microarchitecture
MicroarchitectureSilvermont
PlatformSoFIA
Core NameSoFIA
Process28 nm
TechnologyCMOS
Word Size64 bit
Cores4
Threads4
Max Memory2 GiB
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
SDP2 W
OP Temperature-25 °C – 85 °C

The x3-C3230RK is a quad-core 64-bit system-on-chip designed by Intel and introduced in March 2015. The x3-C3230RK is one of thee first of Intel's SoC to integrate a 3G modem. This chip operates at 1.1 GHz and manufactured in 28 nm process designed for entry-level smart phones. This SoC integrates an Arm Mali-450 MP4 GPU.

The x3-C3200RK is a WiFi-only identical version of this chip.

Cache[edit]

Cache Info [Edit Values]
L2$ 2 MiB
2,048 KiB
2,097,152 B
0.00195 GiB
2x1 MiB (per 2 cores)
L3$ 0 KiB
0 MiB
0 B
0 GiB
No L3$

Graphics[edit]

Integrated Graphic Information
GPU Mali-450 MP4
Displays 1
Frequency 600 MHz
0.6 GHz
600,000 KHz
Output DSI
OpenGL ES 2.0
Max DSI Res 1920x1080 @60 Hz

Memory controller[edit]

Integrated Memory Controller
Type LPDDR2-1066, LPDDR3-1066, DDR3L-1333
Controllers 1
Channels 1
ECC Support No
Max bandwidth 4,200 MB/s
Max memory 2,048 MB

Input/Output[edit]

  • USB Revision: 2.0 OTG
  • USB Ports: 1
  • GP I/O: 4x I2C
  • UART: 2x USIF
  • GLONASS

Storage[edit]

  • eMMC 4.51

Features[edit]

Networking[edit]

  • RF Transceiver: A-GOLD 620
    • Baseband Functions: HSDPA+ 21Mbps HSUPA 5.8 Mbps, GSM/GPRS/EDGE, DSDS
    • RF Transceiver Functions: Low power multimode multiband transceiver for 3G 2.5G 2G
    • Wi-Fi: 802.11 B/G/N
    • Bluetooth: 4.0 LE
    • GPS & GLONASS
    • FM Radio
    • Protocol Stack: Intel Release 9 Protocol Stack

ISP/Camera[edit]

  • Up to 13 MP/5 MP
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/atom_x3/x3-c3230rk&oldid=70419"
Facts about "Atom x3-C3230RK - Intel"
RDF feed
base frequency1,100 MHz (1.1 GHz, 1,100,000 kHz) +
core count4 +
core nameSoFIA +
designerIntel +
familyAtom x3 +
first announcedMarch 4, 2015 +
first launchedMarch 4, 2015 +
full page nameintel/atom x3/x3-c3230rk +
has featureintegrated gpu +, Advanced Encryption Standard Instruction Set Extension + and Burst Performance Technology +
has intel burst performance technologytrue +
has locked clock multipliertrue +
has x86 advanced encryption standard instruction set extensiontrue +
instance ofmicroprocessor +
integrated gpuMali-450 MP4 +
integrated gpu base frequency600 MHz (0.6 GHz, 600,000 KHz) +
l2$ size2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) +
l3$ descriptionNo L3$ +
l3$ size0 MiB (0 KiB, 0 B, 0 GiB) +
ldateMarch 4, 2015 +
manufacturerTSMC +
market segmentMobile +
max cpu count1 +
max memory2,048 MiB (2,097,152 KiB, 2,147,483,648 B, 2 GiB, 0.00195 TiB) +
max operating temperature85 °C +
microarchitectureSilvermont +
min operating temperature-25 °C +
model numberx3-C3230RK +
nameAtom x3-C3230RK +
platformSoFIA +
process28 nm (0.028 μm, 2.8e-5 mm) +
sdp2 W (2,000 mW, 0.00268 hp, 0.002 kW) +
seriesC3000 +
smp max ways1 +
technologyCMOS +
thread count4 +
word size64 bit (8 octets, 16 nibbles) +